Stop the war!Остановите войну!
for scientists:
default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDHot Interconnects 2006: Stanford University, CA, USA
- 14th IEEE Symposium on High-Performance Interconnects, HOTI'06, Stanford, CA, USA, August 23-25, 2006. IEEE Computer Society 2006, ISBN 0-7695-2654-3
System-Level Interconnects
- Leah Shalev, Vadim Makhervaks, Zorik Machulsky, Giora Biran, Julian Satran, Muli Ben-Yehuda, Ilan Shimony:
Loosely Coupled TCP Acceleration Architecture. 3-8 - Benjamin Wun, Patrick Crowley:
Network I/O Acceleration in Heterogeneous Multicore Processors. 9-14 - Venkata Krishnan, Todd Comins, Rudy Stalzer, David Wong:
A Case Study in I/O Disaggregation using PCI Express Advanced Switching Interconnect (ASI). 15-24
Optical Interconnects
- Haitham S. Hamza
, Jitender S. Deogun:
Designing Full-Connectivity WDM Optical Interconnects with Reduced Switching and Conversion Complexity. 25-30 - Avinash Karanth Kodi, Ahmed Louri:
A New Dynamic Bandwidth Re-Allocation Technique in Optically Interconnected High-Performance Computing Systems. 31-36 - Haitham S. Hamza, Jitender S. Deogun:
Strictly Nonblocking Multicasting WDM Optical Cross Connects Using Multiwavelength Converters. 37-44
Interconnect Technologies and Platforms
- Jun Suzuki, Yoichi Hidaka, Junichi Higuchi, Takashi Yoshikawa, Atsushi Iwata:
ExpressEther - Ethernet-Based Virtualization Technology for Reconfigurable Hardware Platform. 45-51 - Matthew J. Koop, Wei Huang, Abhinav Vishnu, Dhabaleswar K. Panda:
Memory Scalability Evaluation of the Next-Generation Intel Bensley Platform with InfiniBand. 52-60
Router and Switch Architecture
- James Moscola, Young H. Cho, John W. Lockwood:
A Reconfigurable Architecture for Multi-Gigabit Speed Content-Based Routing. 61-66 - Mayank Kabra, Siddhartha Saha, Bill Lin:
Fast Buffer Memory with Deterministic Packet Departures. 67-72 - Mehrdad Nourani, Miad Faezipour:
A Single-Cycle Multi-Match Packet Classification Engine Using TCAMs. 73-80
Buffer Management and Scheduling
- Deng Pan, Yuanyuan Yang:
Buffer Management for Lossless Service in Network Processors. 81-86 - Xiang Wu, Amit Prakash, Marghoob Mohiyuddin, Adnan Aziz:
Scheduling Traffic Matrices On General Switch Fabrics. 87-92
a service of 
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-05-08 20:45 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
