Stop the war!Остановите войну!
for scientists:
default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCID16th MTV 2015: Austin, TX, USA
- 16th International Workshop on Microprocessor and SOC Test and Verification, MTV 2015, Austin, TX, USA, December 3-4, 2015. IEEE Computer Society 2015, ISBN 978-1-5090-0885-8
Innovative Verification Methodologies
- Mikhail M. Chupilko, Alexander S. Kamkin
, Artem Kotsynyak, Alexander Protsenko, Sergey A. Smolov, Andrei Tatarnikov:
Specification-Based Test Program Generation for ARM VMSAv8-64 Memory Management Units. 1-6 - John Hudson, Gunaranjan Kurucheti:
Enhancing the Stress and Efficiency of RIS Tools Using Coverage Metrics. 7-9 - Taylor Holmes, Andrew Passerelli, John Connor:
SoC Development and Prototype with VDK. 10-14 - Sourav Roy, Nikhil Jain, Sandeep Jain, Robert Page:
Leveraging Virtual Prototype Models for Hardware Verification of an Accelerated Network Packet Processing Engine. 15-19
Debug and Test Coverage
- Rico Angell, Ben Oztalay, Andrew DeOrio:
A Topological Approach to Hardware Bug Triage. 20-25 - Daniel Hansson:
Automatic Bug Fixing. 26-31 - Mohamed A. Salem, Kerstin I. Eder:
Novel MC/DC Coverage Test Sets Generation Algorithm, and MC/DC Design Fault Detection Strength Insights. 32-37 - Amandeep Sharan, Ashish Gupta:
Hybrid Post Silicon Validation Methodology for Layerscape SoCs involving Secure Boot: Boot (Secure & Non-secure) and Kernel Integration with Randomized Test. 38-41
Security and Verification
- Bicky Shakya, Fahim Rahman, Mark M. Tehranipoor, Domenic Forte:
Harnessing Nanoscale Device Properties for Hardware Security. 42-47 - Xiaolong Guo, Raj Gautam Dutta, Yier Jin:
Hierarchy-Preserving Formal Verification Methods for Pre-silicon Security Assurance. 48-53 - Mark Nelson, Peter-Michael Seidel:
Modeling and Analysis of Trusted Boot Processes Based on Actor Network Procedures. 54-59
Performance and Characterization
- Jeremy Ridgeway:
Performance of a SystemVerilog Sudoku Solver with VCS. 60-66 - Harshit Goyal, Vishwani D. Agrawal:
Characterizing Processors for Energy and Performance Management. 67-72
a service of 
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-04-19 19:19 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
