BibTeX records: Hortensia Mecha

download as .bib file

@article{DBLP:journals/mam/FaberoKFHMLC23,
  author       = {Juan Carlos Fabero and
                  Golnaz Korkian and
                  Francisco J. Franco and
                  Guillaume Hubert and
                  Hortensia Mecha and
                  Manon Letiche and
                  Juan Antonio Clemente},
  title        = {{SEE} sensitivity of a {COTS} 28-nm SRAM-based {FPGA} under thermal
                  neutrons and different incident angles},
  journal      = {Microprocess. Microsystems},
  volume       = {96},
  pages        = {104743},
  year         = {2023},
  url          = {https://doi.org/10.1016/j.micpro.2022.104743},
  doi          = {10.1016/J.MICPRO.2022.104743},
  timestamp    = {Tue, 12 Sep 2023 01:00:00 +0200},
  biburl       = {https://dblp.org/rec/journals/mam/FaberoKFHMLC23.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/access/KorkianLFFLMMPM22,
  author       = {Golnaz Korkian and
                  Daniel Le{\'{o}}n and
                  Francisco J. Franco and
                  Juan Carlos Fabero and
                  Manon Letiche and
                  Yolanda Morilla and
                  Pedro Mart{\'{\i}}n{-}Holgado and
                  Helmut Puchner and
                  Hortensia Mecha and
                  Juan Antonio Clemente},
  title        = {Single Event Upsets Under Proton, Thermal, and Fast Neutron Irradiation
                  in Emerging Nonvolatile Memories},
  journal      = {{IEEE} Access},
  volume       = {10},
  pages        = {114566--114585},
  year         = {2022},
  url          = {https://doi.org/10.1109/ACCESS.2022.3217527},
  doi          = {10.1109/ACCESS.2022.3217527},
  timestamp    = {Thu, 27 Jul 2023 01:00:00 +0200},
  biburl       = {https://dblp.org/rec/journals/access/KorkianLFFLMMPM22.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/latw/FaberoKFMLC21,
  author       = {Juan Carlos Fabero and
                  Golnaz Korkian and
                  Francisco J. Franco and
                  Hortensia Mecha and
                  Manon Letiche and
                  Juan Antonio Clemente},
  title        = {Thermal Neutron-induced SEUs on a {COTS} 28-nm SRAM-based {FPGA} under
                  Different Incident Angles},
  booktitle    = {22nd {IEEE} Latin American Test Symposium, {LATS} 2021, Punta del
                  Este, Uruguay, October 27-29, 2021},
  pages        = {1--6},
  publisher    = {{IEEE}},
  year         = {2021},
  url          = {https://doi.org/10.1109/LATS53581.2021.9651879},
  doi          = {10.1109/LATS53581.2021.9651879},
  timestamp    = {Fri, 15 Apr 2022 01:00:00 +0200},
  biburl       = {https://dblp.org/rec/conf/latw/FaberoKFMLC21.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/latw/RezaeiFFMPC21,
  author       = {Mohammadreza Rezaei and
                  Francisco J. Franco and
                  Juan Carlos Fabero and
                  Hortensia Mecha and
                  Helmut Puchner and
                  Juan Antonio Clemente},
  title        = {Impact of {DVS} on Power Consumption and {SEE} Sensitivity of {COTS}
                  Volatile SRAMs},
  booktitle    = {22nd {IEEE} Latin American Test Symposium, {LATS} 2021, Punta del
                  Este, Uruguay, October 27-29, 2021},
  pages        = {1--6},
  publisher    = {{IEEE}},
  year         = {2021},
  url          = {https://doi.org/10.1109/LATS53581.2021.9651751},
  doi          = {10.1109/LATS53581.2021.9651751},
  timestamp    = {Mon, 03 Jan 2022 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/conf/latw/RezaeiFFMPC21.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/tvlsi/MorenoORM20,
  author       = {Adri{\'{a}}n Alcolea Morena and
                  Javier Olivito and
                  Javier Resano and
                  Hortensia Mecha},
  title        = {Analysis of a Pipelined Architecture for Sparse DNNs on Embedded Systems},
  journal      = {{IEEE} Trans. Very Large Scale Integr. Syst.},
  volume       = {28},
  number       = {9},
  pages        = {1993--2003},
  year         = {2020},
  url          = {https://doi.org/10.1109/TVLSI.2020.3005451},
  doi          = {10.1109/TVLSI.2020.3005451},
  timestamp    = {Mon, 02 Nov 2020 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/tvlsi/MorenoORM20.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/iet-cdt/OlivitoSCMR18,
  author       = {Javier Olivito and
                  Felipe Serrano and
                  Juan Antonio Clemente and
                  Hortensia Mecha and
                  Javier Resano},
  title        = {Analysis of the reconfiguration latency and energy overheads for a
                  Xilinx Virtex-5 field-programmable gate array},
  journal      = {{IET} Comput. Digit. Tech.},
  volume       = {12},
  number       = {4},
  pages        = {150--157},
  year         = {2018},
  url          = {https://doi.org/10.1049/iet-cdt.2016.0095},
  doi          = {10.1049/IET-CDT.2016.0095},
  timestamp    = {Thu, 23 Jun 2022 01:00:00 +0200},
  biburl       = {https://dblp.org/rec/journals/iet-cdt/OlivitoSCMR18.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/ijon/ClementeMASMZFV16,
  author       = {Juan Antonio Clemente and
                  Wassim Mansour and
                  Rafic Ayoubi and
                  Felipe Serrano and
                  Hortensia Mecha and
                  Haissam Ziade and
                  Wassim El Falou and
                  Raoul Velazco},
  title        = {Hardware implementation of a fault-tolerant Hopfield Neural Network
                  on FPGAs},
  journal      = {Neurocomputing},
  volume       = {171},
  pages        = {1606--1609},
  year         = {2016},
  url          = {https://doi.org/10.1016/j.neucom.2015.06.038},
  doi          = {10.1016/J.NEUCOM.2015.06.038},
  timestamp    = {Thu, 23 Jun 2022 01:00:00 +0200},
  biburl       = {https://dblp.org/rec/journals/ijon/ClementeMASMZFV16.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/date/Sanchez-ElezPSM16,
  author       = {Marcos S{\'{a}}nchez{-}{\'{E}}lez and
                  Inmaculada Pardines and
                  Felipe Serrano and
                  Hortensia Mecha},
  editor       = {Luca Fanucci and
                  J{\"{u}}rgen Teich},
  title        = {Radiation-hardened {DSP} configurations for implementing arithmetic
                  functions on {FPGA}},
  booktitle    = {2016 Design, Automation {\&} Test in Europe Conference {\&}
                  Exhibition, {DATE} 2016, Dresden, Germany, March 14-18, 2016},
  pages        = {1501--1504},
  publisher    = {{IEEE}},
  year         = {2016},
  url          = {https://ieeexplore.ieee.org/document/7459550/},
  timestamp    = {Fri, 26 May 2023 01:00:00 +0200},
  biburl       = {https://dblp.org/rec/conf/date/Sanchez-ElezPSM16.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/ersa/NavarroMM10,
  author       = {Sara Rom{\'{a}}n Navarro and
                  Hortensia Mecha and
                  Daniel Mozos},
  editor       = {Toomas P. Plaks and
                  David Andrews and
                  Ronald F. DeMara and
                  Herman Lam and
                  Jooheung Lee and
                  Christian Plessl and
                  Greg Stitt},
  title        = {A Constant Complexity Allocation Algorithm for Reconfigurable Systems
                  Management Adapted to Heterogeneous Workload Profiles},
  booktitle    = {Proceedings of the 2010 International Conference on Engineering of
                  Reconfigurable Systems {\&} Algorithms, {ERSA} 2010, July 12-15,
                  2010, Las Vegas Nevada, {USA}},
  pages        = {259--262},
  publisher    = {{CSREA} Press},
  year         = {2010},
  timestamp    = {Wed, 14 Aug 2019 11:41:16 +0200},
  biburl       = {https://dblp.org/rec/conf/ersa/NavarroMM10.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/ipps/ValeroSMM09,
  author       = {Jose Antonio Valero and
                  Julio Septi{\'{e}}n and
                  Daniel Mozos and
                  Hortensia Mecha},
  title        = {3D {FPGA} resource management and fragmentation metric for hardware
                  multitasking},
  booktitle    = {23rd {IEEE} International Symposium on Parallel and Distributed Processing,
                  {IPDPS} 2009, Rome, Italy, May 23-29, 2009},
  pages        = {1--7},
  publisher    = {{IEEE}},
  year         = {2009},
  url          = {https://doi.org/10.1109/IPDPS.2009.5161201},
  doi          = {10.1109/IPDPS.2009.5161201},
  timestamp    = {Fri, 24 Mar 2023 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/conf/ipps/ValeroSMM09.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/iet-cdt/RomanMMS08,
  author       = {S. Roman and
                  Hortensia Mecha and
                  Daniel Mozos and
                  Julio Septi{\'{e}}n},
  title        = {Constant complexity scheduling for hardware multitasking in two dimensional
                  reconfigurable field-programmable gate arrays},
  journal      = {{IET} Comput. Digit. Tech.},
  volume       = {2},
  number       = {6},
  pages        = {401--412},
  year         = {2008},
  url          = {https://doi.org/10.1049/iet-cdt:20070060},
  doi          = {10.1049/IET-CDT:20070060},
  timestamp    = {Mon, 26 Oct 2020 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/iet-cdt/RomanMMS08.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/integration/TaberoSMM08,
  author       = {Jes{\'{u}}s Tabero and
                  Julio Septi{\'{e}}n and
                  Hortensia Mecha and
                  Daniel Mozos},
  title        = {Allocation heuristics and defragmentation measures for reconfigurable
                  systems management},
  journal      = {Integr.},
  volume       = {41},
  number       = {2},
  pages        = {281--296},
  year         = {2008},
  url          = {https://doi.org/10.1016/j.vlsi.2007.08.001},
  doi          = {10.1016/J.VLSI.2007.08.001},
  timestamp    = {Mon, 26 Oct 2020 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/integration/TaberoSMM08.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/ersa/BravoMSNM08,
  author       = {Angel Luis Gonz{\'{a}}lez Bravo and
                  Hortensia Mecha and
                  Julio Septi{\'{e}}n and
                  Sara Rom{\'{a}}n Navarro and
                  Daniel Mozos},
  editor       = {Toomas P. Plaks},
  title        = {Synthesis of relocatable tasks and implementation of a task communication
                  bus in a general purpose Hw system},
  booktitle    = {Proceedings of the 2008 International Conference on Engineering of
                  Reconfigurable Systems {\&} Algorithms, {ERSA} 2008, Las Vegas,
                  Nevada, USA, July 14-17, 2008},
  pages        = {307--308},
  publisher    = {{CSREA} Press},
  year         = {2008},
  timestamp    = {Thu, 12 Feb 2009 10:30:38 +0100},
  biburl       = {https://dblp.org/rec/conf/ersa/BravoMSNM08.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/ersa/SanchezSMMB08,
  author       = {Laura S{\'{a}}nchez and
                  Julio Septi{\'{e}}n and
                  Daniel Mozos and
                  Hortensia Mecha and
                  Angel Luis Gonz{\'{a}}lez Bravo},
  editor       = {Toomas P. Plaks},
  title        = {{FPGA} Resource Management Using Internal {RAM} as Aata Cache},
  booktitle    = {Proceedings of the 2008 International Conference on Engineering of
                  Reconfigurable Systems {\&} Algorithms, {ERSA} 2008, Las Vegas,
                  Nevada, USA, July 14-17, 2008},
  pages        = {317--318},
  publisher    = {{CSREA} Press},
  year         = {2008},
  timestamp    = {Thu, 27 Sep 2012 01:00:00 +0200},
  biburl       = {https://dblp.org/rec/conf/ersa/SanchezSMMB08.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/ersa/ValeroSMMB08,
  author       = {Jose Antonio Valero and
                  Julio Septi{\'{e}}n and
                  Daniel Mozos and
                  Hortensia Mecha and
                  Angel Luis Gonz{\'{a}}lez Bravo},
  editor       = {Toomas P. Plaks},
  title        = {Resource Management for Hw Multitasking in Three Dimensional FPGAs},
  booktitle    = {Proceedings of the 2008 International Conference on Engineering of
                  Reconfigurable Systems {\&} Algorithms, {ERSA} 2008, Las Vegas,
                  Nevada, USA, July 14-17, 2008},
  pages        = {319--320},
  publisher    = {{CSREA} Press},
  year         = {2008},
  timestamp    = {Thu, 12 Feb 2009 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/conf/ersa/ValeroSMMB08.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/ipps/SeptienMMTD08,
  author       = {Julio Septi{\'{e}}n and
                  Daniel Mozos and
                  Hortensia Mecha and
                  Jes{\'{u}}s Tabero and
                  Miguel Angel Garc{\'{\i}}a de Dios},
  title        = {Perimeter quadrature-based metric for estimating {FPGA} fragmentation
                  in 2D {HW} multitasking},
  booktitle    = {22nd {IEEE} International Symposium on Parallel and Distributed Processing,
                  {IPDPS} 2008, Miami, Florida USA, April 14-18, 2008},
  pages        = {1--8},
  publisher    = {{IEEE}},
  year         = {2008},
  url          = {https://doi.org/10.1109/IPDPS.2008.4536508},
  doi          = {10.1109/IPDPS.2008.4536508},
  timestamp    = {Fri, 24 Mar 2023 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/conf/ipps/SeptienMMTD08.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/arc/RomanSMM06,
  author       = {Sara Rom{\'{a}}n Navarro and
                  Julio Septi{\'{e}}n and
                  Hortensia Mecha and
                  Daniel Mozos},
  editor       = {Koen Bertels and
                  Jo{\~{a}}o M. P. Cardoso and
                  Stamatis Vassiliadis},
  title        = {Constant Complexity Management of 2D {HW} Multitasking in Run-Time
                  Reconfigurable FPGAs},
  booktitle    = {Reconfigurable Computing: Architectures and Applications, Second International
                  Workshop, {ARC} 2006, Delft, The Netherlands, March 1-3, 2006, Revised
                  Selected Papers},
  series       = {Lecture Notes in Computer Science},
  volume       = {3985},
  pages        = {187--192},
  publisher    = {Springer},
  year         = {2006},
  url          = {https://doi.org/10.1007/11802839\_26},
  doi          = {10.1007/11802839\_26},
  timestamp    = {Tue, 14 May 2019 10:00:49 +0200},
  biburl       = {https://dblp.org/rec/conf/arc/RomanSMM06.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/aspdac/TaberoSMM06,
  author       = {Jes{\'{u}}s Tabero and
                  Julio Septi{\'{e}}n and
                  Hortensia Mecha and
                  Daniel Mozos},
  editor       = {Fumiyasu Hirose},
  title        = {Task placement heuristic based on 3D-adjacency and look-ahead in reconfigurable
                  systems},
  booktitle    = {Proceedings of the 2006 Conference on Asia South Pacific Design Automation:
                  {ASP-DAC} 2006, Yokohama, Japan, January 24-27, 2006},
  pages        = {396--401},
  publisher    = {{IEEE}},
  year         = {2006},
  url          = {https://doi.org/10.1109/ASPDAC.2006.1594715},
  doi          = {10.1109/ASPDAC.2006.1594715},
  timestamp    = {Wed, 16 Oct 2019 14:14:52 +0200},
  biburl       = {https://dblp.org/rec/conf/aspdac/TaberoSMM06.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/dsd/RomanMMS06,
  author       = {Sara Rom{\'{a}}n Navarro and
                  Hortensia Mecha and
                  Daniel Mozos and
                  Julio Septi{\'{e}}n},
  title        = {Partition Based Dynamic 2D {HW} Multitasking Management},
  booktitle    = {Ninth Euromicro Conference on Digital System Design: Architectures,
                  Methods and Tools {(DSD} 2006), 30 August - 1 September 2006, Dubrovnik,
                  Croatia},
  pages        = {61--70},
  publisher    = {{IEEE} Computer Society},
  year         = {2006},
  url          = {https://doi.org/10.1109/DSD.2006.76},
  doi          = {10.1109/DSD.2006.76},
  timestamp    = {Thu, 23 Mar 2023 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/conf/dsd/RomanMMS06.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/ipps/SeptienMMT06,
  author       = {Julio Septi{\'{e}}n and
                  Hortensia Mecha and
                  Daniel Mozos and
                  Jes{\'{u}}s Tabero},
  title        = {2D defragmentation heuristics for hardware multitasking on reconfigurable
                  devices},
  booktitle    = {20th International Parallel and Distributed Processing Symposium {(IPDPS}
                  2006), Proceedings, 25-29 April 2006, Rhodes Island, Greece},
  publisher    = {{IEEE}},
  year         = {2006},
  url          = {https://doi.org/10.1109/IPDPS.2006.1639432},
  doi          = {10.1109/IPDPS.2006.1639432},
  timestamp    = {Fri, 24 Mar 2023 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/conf/ipps/SeptienMMT06.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/fpl/TaberoSMM04,
  author       = {Jes{\'{u}}s Tabero and
                  Julio Septi{\'{e}}n and
                  Hortensia Mecha and
                  Daniel Mozos},
  editor       = {J{\"{u}}rgen Becker and
                  Marco Platzner and
                  Serge Vernalde},
  title        = {A Low Fragmentation Heuristic for Task Placement in 2D {RTR} {HW}
                  Management},
  booktitle    = {Field Programmable Logic and Application, 14th International Conference
                  , {FPL} 2004, Leuven, Belgium, August 30-September 1, 2004, Proceedings},
  series       = {Lecture Notes in Computer Science},
  volume       = {3203},
  pages        = {241--250},
  publisher    = {Springer},
  year         = {2004},
  url          = {https://doi.org/10.1007/978-3-540-30117-2\_26},
  doi          = {10.1007/978-3-540-30117-2\_26},
  timestamp    = {Fri, 19 Jul 2019 13:02:47 +0200},
  biburl       = {https://dblp.org/rec/conf/fpl/TaberoSMM04.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/mj/ResanoPMMS03,
  author       = {Javier Resano and
                  M. Elena P{\'{e}}rez and
                  Daniel Mozos and
                  Hortensia Mecha and
                  Julio Septi{\'{e}}n},
  title        = {Analyzing communication overheads during hardware/software partitioning},
  journal      = {Microelectron. J.},
  volume       = {34},
  number       = {11},
  pages        = {1001--1007},
  year         = {2003},
  url          = {https://doi.org/10.1016/S0026-2692(03)00168-X},
  doi          = {10.1016/S0026-2692(03)00168-X},
  timestamp    = {Mon, 26 Oct 2020 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/mj/ResanoPMMS03.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/patmos/ResanoMPMS03,
  author       = {Javier Resano and
                  Daniel Mozos and
                  Elena P{\'{e}}rez{-}Mi{\~{n}}ana and
                  Hortensia Mecha and
                  Julio Septi{\'{e}}n},
  editor       = {Jorge Juan{-}Chico and
                  Enrico Macii},
  title        = {A Hardware/Software Partitioning and Scheduling Approach for Embedded
                  Systems with Low-Power and High Performance Requirements},
  booktitle    = {Integrated Circuit and System Design, Power and Timing Modeling, Optimization
                  and Simulation, 13th International Workshop, {PATMOS} 2003, Torino,
                  Italy, September 10-12, 2003, Proceedings},
  series       = {Lecture Notes in Computer Science},
  volume       = {2799},
  pages        = {580--589},
  publisher    = {Springer},
  year         = {2003},
  url          = {https://doi.org/10.1007/978-3-540-39762-5\_64},
  doi          = {10.1007/978-3-540-39762-5\_64},
  timestamp    = {Tue, 14 May 2019 10:00:54 +0200},
  biburl       = {https://dblp.org/rec/conf/patmos/ResanoMPMS03.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/integration/OlcozTM99,
  author       = {Katzalin Olcoz and
                  Francisco Tirado and
                  Hortensia Mecha},
  title        = {Unified data path allocation and {BIST} intrusion},
  journal      = {Integr.},
  volume       = {28},
  number       = {1},
  pages        = {55--99},
  year         = {1999},
  url          = {https://doi.org/10.1016/S0167-9260(99)00012-7},
  doi          = {10.1016/S0167-9260(99)00012-7},
  timestamp    = {Mon, 26 Oct 2020 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/integration/OlcozTM99.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/date/MaestroMM98,
  author       = {Juan Antonio Maestro and
                  Daniel Mozos and
                  Hortensia Mecha},
  editor       = {Patrick M. Dewilde and
                  Franz J. Rammig and
                  Gerry Musgrave},
  title        = {A Macroscopic Time and Cost Estimation Model Allowing Task Parallelism
                  and Hardware Sharing for the Codesign Partitioning Process},
  booktitle    = {1998 Design, Automation and Test in Europe {(DATE} '98), February
                  23-26, 1998, Le Palais des Congr{\`{e}}s de Paris, Paris, France},
  pages        = {218--225},
  publisher    = {{IEEE} Computer Society},
  year         = {1998},
  url          = {https://doi.org/10.1109/DATE.1998.655860},
  doi          = {10.1109/DATE.1998.655860},
  timestamp    = {Fri, 24 Mar 2023 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/conf/date/MaestroMM98.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/integration/MorenoHFM97,
  author       = {R. Moreno and
                  Rom{\'{a}}n Hermida and
                  Milagros Fern{\'{a}}ndez and
                  Hortensia Mecha},
  title        = {A unified approach for scheduling and allocation},
  journal      = {Integr.},
  volume       = {23},
  number       = {1},
  pages        = {1--35},
  year         = {1997},
  url          = {https://doi.org/10.1016/S0167-9260(97)00012-6},
  doi          = {10.1016/S0167-9260(97)00012-6},
  timestamp    = {Mon, 26 Oct 2020 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/integration/MorenoHFM97.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/vlsid/MechaF97,
  author       = {Hortensia Mecha and
                  Milagros Fern{\'{a}}ndez},
  title        = {Interconnection Delay and Clock Cycle Selection in High Level Synthesis},
  booktitle    = {10th International Conference on {VLSI} Design {(VLSI} Design 1997),
                  4-7 January 1997, Hyderabad, India},
  pages        = {504--505},
  publisher    = {{IEEE} Computer Society},
  year         = {1997},
  url          = {https://doi.org/10.1109/ICVD.1997.568184},
  doi          = {10.1109/ICVD.1997.568184},
  timestamp    = {Fri, 24 Mar 2023 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/conf/vlsid/MechaF97.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/tcad/MechaFTSMO96,
  author       = {Hortensia Mecha and
                  Milagros Fern{\'{a}}ndez and
                  Francisco Tirado and
                  Julio Septi{\'{e}}n and
                  D. Motes and
                  Katzalin Olcoz},
  title        = {A method for area estimation of data-path in high level synthesis},
  journal      = {{IEEE} Trans. Comput. Aided Des. Integr. Circuits Syst.},
  volume       = {15},
  number       = {2},
  pages        = {258--265},
  year         = {1996},
  url          = {https://doi.org/10.1109/43.486671},
  doi          = {10.1109/43.486671},
  timestamp    = {Mon, 26 Oct 2020 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/tcad/MechaFTSMO96.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/jsa/MechaFHMO94,
  author       = {Hortensia Mecha and
                  Milagros Fern{\'{a}}ndez and
                  Rom{\'{a}}n Hermida and
                  Daniel Mozos and
                  Katzalin Olcoz},
  title        = {Clock cycle estimation based on dead time and control unit area minimization},
  journal      = {Microprocess. Microprogramming},
  volume       = {40},
  number       = {10-12},
  pages        = {821--824},
  year         = {1994},
  url          = {https://doi.org/10.1016/0165-6074(94)90048-5},
  doi          = {10.1016/0165-6074(94)90048-5},
  timestamp    = {Mon, 26 Oct 2020 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/jsa/MechaFHMO94.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
a service of  Schloss Dagstuhl - Leibniz Center for Informatics