Stop the war!Остановите войну!
for scientists:
default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDAndreas Hoffmann 0002
Person information
- affiliation: Synopsys GmbH, Herzogenrath, Germany
- affiliation: CoWare, Inc., Aachen, Germany
- affiliation: LISATek Inc., Menlo Park, CA, USA
- affiliation: RWTH Aachen University, Integrated Signal Processing Systems, Germany
Other persons with the same name
- Andreas Hoffmann — disambiguation page
- Andreas Hoffmann 0001 — Fraunhofer Institute for Open Communication Systems (FOKUS), Berlin, Germany
- Andreas Hoffmann 0003 — University of Siegen, Department of Electrical Engineering and Computer Science, Germany
- Andreas Hoffmann 0004 — University of Karlsruhe, Germany
Refine list
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
2020 – today
- 2020
[c19]Lukas Jünger, Jan Luca Malte Bölke, Stephan Tobies, Rainer Leupers, Andreas Hoffmann:
ARM-on-ARM: Leveraging Virtualization Extensions for Fast Virtual Platforms. DATE 2020: 1508-1513
2010 – 2019
- 2018
- [c18]Robert Lajos Bücs, Maximilian Fricke, Rainer Leupers, Gerd Ascheid, Stephan Tobies, Andreas Hoffmann:
OHEX: OS-aware hybridization techniques for accelerating MPSoC full-system simulation. DATE 2018: 281-284 - 2016
- [c17]Jan Henrik Weinstock, Rainer Leupers, Gerd Ascheid, Dietmar Petras, Andreas Hoffmann:
SystemC-link: Parallel SystemC simulation using time-decoupled segments. DATE 2016: 493-498 - 2015
- [c16]Robert Lajos Bücs, Luis Gabriel Murillo
, Ekaterina Korotcenko, Gaurav Dugge, Rainer Leupers, Gerd Ascheid, Andreas Ropers, Markus Wedler, Andreas Hoffmann:
Virtual hardware-in-the-loop co-simulation for multi-domain automotive systems via the functional mock-up interface. FDL 2015: 49-56 - 2014
- [j7]Christoph Schumacher, Jan Henrik Weinstock, Rainer Leupers, Gerd Ascheid, Laura Tosoratto, Alessandro Lonardo, Dietmar Petras, Andreas Hoffmann:
legaSCi: Legacy SystemC Model Integration into Parallel Simulators. ACM Trans. Embed. Comput. Syst. 13(5s): 165:1-165:24 (2014) - 2011
- [j6]Stefan Kraemer, Rainer Leupers, Dietmar Petras, Thomas Philipp, Andreas Hoffmann:
Checkpointing SystemC-Based Virtual Platforms. Int. J. Embed. Real Time Commun. Syst. 2(4): 21-37 (2011) - 2010
- [c15]Christoph Schumacher, Rainer Leupers, Dietmar Petras, Andreas Hoffmann:
parSC: synchronous parallel systemc simulation on multi-core host architectures. CODES+ISSS 2010: 241-246
2000 – 2009
- 2006
- [c14]Drew Taussig, Andreas Hoffmann, Achim Nohl, Andrea Kroll:
Application Specific Processing: A Tools Approach. ASAP 2006: 56-64 - 2005
- [c13]Andreas Hoffmann, Frank Fiedler, Achim Nohl, Surender Parupalli:
A Methodology and Tooling Enabling Application Specific Processor Design. VLSI Design 2005: 399-404 - [r1]Achim Nohl, Gunnar Braun, Andreas Hoffmann:
A Novel Methodology for the Design of Application-Specific Instruction-Set Processors. Embedded Systems Handbook 2005 - 2004
- [j5]Gunnar Braun, Achim Nohl, Andreas Hoffmann, Oliver Schliebusch, Rainer Leupers, Heinrich Meyr:
A universal technique for fast and flexible instruction-set architecture simulation. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 23(12): 1625-1639 (2004) - 2003
- [j4]Tilman Glökler, Andreas Hoffmann, Heinrich Meyr:
Methodical Low-Power ASIP Design Space Exploration. J. VLSI Signal Process. 33(3): 229-246 (2003) - [c12]Andreas Wieferink, Tim Kogel, Achim Nohl, Andreas Hoffmann:
Generic Tool-Set for SoC Mulitiprocessor Debugging and Synchronization. ASAP 2003: 161-171 - [c11]Achim Nohl, Volker Greive, Gunnar Braun, Andreas Hoffmann, Rainer Leupers, Oliver Schliebusch, Heinrich Meyr:
Instruction encoding synthesis for architecture exploration using hierarchical processor models. DAC 2003: 262-267 - 2002
- [b1]Andreas Hoffmann, Heinrich Meyr, Rainer Leupers:
Architecture exploration for embedded processors with LISA. Kluwer 2002, ISBN 978-1-4020-7338-0, pp. I-VIII, 1-230 - [c10]Achim Nohl, Gunnar Braun, Oliver Schliebusch, Rainer Leupers, Heinrich Meyr, Andreas Hoffmann:
A universal technique for fast and flexible instruction-set architecture simulation. DAC 2002: 22-27 - [c9]Oliver Wahlen, Tilman Glökler, Achim Nohl, Andreas Hoffmann, Rainer Leupers, Heinrich Meyr:
Application specific compiler/architecture codesign: a case study. LCTES-SCOPES 2002: 185-193 - [c8]Oliver Schliebusch, Andreas Hoffmann, Achim Nohl, Gunnar Braun, Heinrich Meyr:
Architecture Implementation Using the Machine Description Language LISA. ASP-DAC/VLSI Design 2002: 239-244 - 2001
- [j3]Andreas Hoffmann, Tim Kogel, Achim Nohl, Gunnar Braun, Oliver Schliebusch, Oliver Wahlen, Andreas Wieferink, Heinrich Meyr:
A novel methodology for the design of application-specificinstruction-set processors (ASIPs) using a machine description language. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 20(11): 1338-1354 (2001) - [c7]Andreas Hoffmann, Achim Nohl, Stefan Pees, Gunnar Braun, Heinrich Meyr:
Generating production quality software development tools using a machine description language. DATE 2001: 674-678 - [c6]Andreas Hoffmann, Tim Kogel, Heinrich Meyr:
A framework for fast hardware-software co-simulation. DATE 2001: 760-765 - [c5]Andreas Hoffmann, Achim Nohl, Gunnar Braun, Heinrich Meyr:
A survey on modeling issues using the machine description language LISA. ICASSP 2001: 1137-1140 - [c4]Andreas Hoffmann, Oliver Schliebusch, Achim Nohl, Gunnar Braun, Oliver Wahlen, Heinrich Meyr:
A Methodology for the Design of Application Specific Instruction Set Processors (ASIP) using the Machine Description Language LISA. ICCAD 2001: 625-630 - [c3]Gunnar Braun, Andreas Hoffmann, Achim Nohl, Heinrich Meyr:
Using static scheduling techniques for the retargeting of high speed, compiled simulators for embedded processors from an abstract machine description. ISSS 2001: 57-62 - 2000
- [j2]Stefan Pees, Andreas Hoffmann, Heinrich Meyr:
Retargetable compiled simulation of embedded processors using a machine description language. ACM Trans. Design Autom. Electr. Syst. 5(4): 815-834 (2000) - [c2]Stefan Pees, Andreas Hoffmann, Heinrich Meyr:
Retargeting of Compiled Simulators for Digital Signal Processors Using a Machine Description Language. DATE 2000: 669-673
1990 – 1999
- 1999
- [j1]Stefan Pees, Andreas Hoffmann, Andreas Ropers, Heinrich Meyr:
Schnelle Simulation des TI-TMS320C54x DSP. Informationstechnik Tech. Inform. 41(2): 32-36 (1999) - [c1]Stefan Pees, Andreas Hoffmann, Vojin Zivojnovic, Heinrich Meyr:
LISA - Machine Description Language for Cycle-Accurate Models of Programmable DSP Architectures. DAC 1999: 933-938
Coauthor Index
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from 
to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the 
of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from 
, 
, and 
to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from and to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
OpenAlex data
Load additional information about publications from 
.
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
last updated on 2023-12-08 23:09 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
