Piet Wambacq

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

◀ ▶ joint publications with Jorge Luis Lagos-Benites

> Home > Persons > Piet Wambacq

Publications

2023
[c127]
- view
  authority control:
- export record
  dblp key:
  - conf/esscirc/SantanaMLWC23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/esscirc/SantanaMLWC23
Lucas Moura Santana, Ewout Martens, Jorge Lagos, Piet Wambacq, Jan Craninckx:
A 70MHz Bandwidth Time-Interleaved Noise-Shaping SAR Assisted Delta Sigma ADC with Digital Cross-Coupling in 28nm CMOS. ESSCIRC 2023: 389-392
2022
[j59]
- view
  authority control:
- export record
  dblp key:
  - journals/jssc/SantanaMLHWC22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/SantanaMLHWC22
Lucas Moura Santana, Ewout Martens, Jorge Lagos, Benjamin P. Hershberg, Piet Wambacq, Jan Craninckx:
A 950 MHz Clock 47.5 MHz BW 4.7 mW 67 dB SNDR Discrete Time Delta Sigma ADC Leveraging Ring Amplification and Split-Source Comparator Based Quantizer in 28 nm CMOS. IEEE J. Solid State Circuits 57(7): 2068-2077 (2022)
2021
[c117]
- view
  authority control:
- export record
  dblp key:
  - conf/esscirc/SantanaMLHWC21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/esscirc/SantanaMLHWC21
Lucas Moura Santana, Ewout Martens, Jorge Lagos, Benjamin P. Hershberg, Piet Wambacq, Jan Craninckx:
A 47.5MHz BW 4.7mW 67dB SNDR Ringamp Based Discrete-Time Delta Sigma ADC. ESSCIRC 2021: 207-210
2019
[j51]
- view
  authority control:
- export record
  dblp key:
  - journals/jssc/LagosHMWC19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/LagosHMWC19
Jorge Lagos, Benjamin P. Hershberg, Ewout Martens, Piet Wambacq, Jan Craninckx:
A Single-Channel, 600-MS/s, 12-b, Ringamp-Based Pipelined ADC in 28-nm CMOS. IEEE J. Solid State Circuits 54(2): 403-416 (2019)
[j50]
- view
  authority control:
- export record
  dblp key:
  - journals/jssc/LagosHMWC19a
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/LagosHMWC19a
Jorge Lagos, Benjamin P. Hershberg, Ewout Martens, Piet Wambacq, Jan Craninckx:
A 1-GS/s, 12-b, Single-Channel Pipelined ADC With Dead-Zone-Degenerated Ring Amplifiers. IEEE J. Solid State Circuits 54(3): 646-658 (2019)
2018
[c99]
- view
  authority control:
- export record
  dblp key:
  - conf/cicc/LagosHMWC18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/cicc/LagosHMWC18
Jorge Lagos, Benjamin P. Hershberg, Ewout Martens, Piet Wambacq, Jan Craninckx:
A 1Gsps, 12-bit, single-channel pipelined ADC with dead-zone-degenerated ring amplifiers. CICC 2018: 1-4

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.