Baoyong Chi

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

◀ ▶ joint publications with Albert Z. Wang

> Home > Persons > Baoyong Chi

Publications

2014
[c26]
- view
  authority control:
- export record
  dblp key:
  - conf/iscas/WangMZDLWWLFTCWR14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/WangMZDLWWLFTCWR14
Li Wang, Rui Ma, Chen Zhang, Zongyu Dong, Fei Lu, Albert Z. Wang, Xin Wang, Jian Liu, Siqiang Fan, He Tang, Baoyong Chi, Liji Wu, Tianling Ren:
Scalable behavior modeling for SCR based ESD protection structures for circuit simulation. ISCAS 2014: 2333-2336
2013
[j16]
- view
  authority control:
- export record
  dblp key:
  - journals/jssc/WangSLLZWMZDFTWCZZCR13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/WangSLLZWMZDFTWCZZCR13
Xin Wang, Zitao Shi, Jian Liu, Lin Lin, Hui Zhao, Li Wang, Rui Ma, Chen Zhang, Zongyu Dong, Siqiang Fan, He Tang, Albert Z. Wang, Yuhua Cheng, Bin Zhao, Zhigang Zhang, Baoyong Chi, Tianling Ren:
Post-Si Programmable ESD Protection Circuit Design: Mechanisms and Analysis. IEEE J. Solid State Circuits 48(5): 1237-1249 (2013)
[c22]
- view
  authority control:
- export record
  dblp key:
  - conf/iscas/YuCWWRW13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/YuCWWRW13
Xiaobao Yu, Baoyong Chi, Meng Wei, Albert Z. Wang, Tianling Ren, Zhihua Wang:
A half rate CDR with DCD cleaning up and quadrature clock calibration for 20Gbps 60GHz communication in 65nm CMOS. ISCAS 2013: 962-965
[c21]
- view
  authority control:
- export record
  dblp key:
  - conf/iscas/WangYWMZDWSCCR13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/WangYWMZDWSCCR13
Shijun Wang, Fai Yao, Li Wang, Rui Ma, C. Zhang, Zongyu Dong, Albert Z. Wang, Zitao Shi, Yuhua Cheng, Baoyong Chi, Tianling Ren:
Design and analysis of full-chip HV ESD protection in BCD30V for mixed-signal ICs. ISCAS 2013: 1059-1062
[c20]
- view
  authority control:
- export record
  dblp key:
  - conf/iscas/QiSCWRW13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/QiSCWRW13
Nan Qi, Zheng Song, Baoyong Chi, Albert Z. Wang, Tianling Ren, Zhihua Wang:
A multi-mode complex bandpass filter with gm-assisted power optimization and I/Q calibration. ISCAS 2013: 1845-1848

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.