Joseph Huang

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

◀ ▶ joint publications with Philip Pan

> Home > Persons > Joseph Huang

Publications

2005
[j1]
- view
  authority control:
- export record
  dblp key:
  - journals/jssc/TyhachWSHNWCPKR05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/TyhachWSHNWCPKR05
Jeffrey Tyhach, Bonnie Wang, Chiakang Sung, Joseph Huang, Khai Nguyen, Xiaobao Wang, Yan Chong, Philip Pan, Henry Kim, Gopinath Rangan, Tzung-Chin Chang, Johnson Tan:
A 90-nm FPGA I/O buffer design with 1.6-Gb/s data rate for source-synchronous system and 300-MHz clock rate for external memory interface. IEEE J. Solid State Circuits 40(9): 1829-1838 (2005)
2004
[c2]
- view
  authority control:
- export record
  dblp key:
  - conf/cicc/TyhachWSHNWCPKR04
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/cicc/TyhachWSHNWCPKR04
Jeffrey Tyhach, Bonnie Wang, Chiakang Sung, Joseph Huang, Khai Nguyen, Xiaobao Wang, Yan Chong, Philip Pan, Henry Kim, Gopinath Rangan, Tzung-Chin Chang, Johnson Tan:
A 90 nm FPGA I/O buffer design with 1.6 Gbps data rate for source-synchronous system and 300 MHz clock rate for external memory interface. CICC 2004: 431-434

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.