Viktor Sverdlov

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

◀ ▶ joint publications with Hiwa Mahmoudi

> Home > Persons > Viktor Sverdlov

Publications

2014
[c13]
- view
  authority control:
- export record
  dblp key:
  - conf/mixdes/SverdlovMMS14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/mixdes/SverdlovMMS14
Viktor Sverdlov, Hiwa Mahmoudi, Alexander Makarov, Siegfried Selberherr:
Magnetic tunnel junctions for future memory and logic-in-memory applications. MIXDES 2014: 30-33
[c12]
- view
  authority control:
- export record
  dblp key:
  - conf/mixdes/MahmoudiWSS14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/mixdes/MahmoudiWSS14
Hiwa Mahmoudi, Thomas Windbacher, Viktor Sverdlov, Siegfried Selberherr:
Compact modeling of memristive IMP gates for reliable stateful logic design. MIXDES 2014: 58-61
2013
[c10]
- view
  authority control:
- export record
  dblp key:
  - conf/nanoarch/MahmoudiWSS13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/nanoarch/MahmoudiWSS13
Hiwa Mahmoudi, Thomas Windbacher, Viktor Sverdlov, Siegfried Selberherr:
MRAM-based logic array for large-scale non-volatile logic-in-memory applications. NANOARCH 2013: 26-27
[c9]
- view
  authority control:
- export record
  dblp key:
  - conf/nanoarch/WindbacherMSS13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/nanoarch/WindbacherMSS13
Thomas Windbacher, Hiwa Mahmoudi, Viktor Sverdlov, Siegfried Selberherr:
Novel MTJ-based shift register for non-volatile logic applications. NANOARCH 2013: 36-37
2012
[c8]
- view
  authority control:
- export record
  dblp key:
  - conf/essderc/MahmoudiSS12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/essderc/MahmoudiSS12
Hiwa Mahmoudi, Viktor Sverdlov, Siegfried Selberherr:
MTJ-based implication logic gates and circuit architecture for large-scale spintronic stateful logic systems. ESSDERC 2012: 254-257

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.