Hiroaki Yoshida

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

◀ ▶ joint publications with Makoto Ikeda

> Home > Persons > Hiroaki Yoshida

Publications

2006
[j2]
- view
  authority control:
- export record
  dblp key:
  - journals/ieicet/YoshidaIA06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieicet/YoshidaIA06
Hiroaki Yoshida, Makoto Ikeda, Kunihiro Asada:
A Structural Approach for Transistor Circuit Synthesis. IEICE Trans. Fundam. Electron. Commun. Comput. Sci. 89-A(12): 3529-3537 (2006)
[c7]
- view
  authority control:
- export record
  dblp key:
  - conf/icecsys/YoshidaIA06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icecsys/YoshidaIA06
Hiroaki Yoshida, Makoto Ikeda, Kunihiro Asada:
Exact Minimum Logic Factoring via Quantified Boolean Satisfiability. ICECS 2006: 1065-1068
2005
[j1]
- view
  authority control:
- export record
  dblp key:
  - journals/ieicet/EkincielYYIA05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieicet/EkincielYYIA05
Ulkuhan Ekinciel, Hiroaki Yamaoka, Hiroaki Yoshida, Makoto Ikeda, Kunihiro Asada:
A Performance Driven Module Generator for a Dual-Rail PLA with Embedded 2-Input Logic Cells. IEICE Trans. Inf. Syst. 88-D(6): 1159-1167 (2005)
[c6]
- view
  authority control:
- export record
  dblp key:
  - conf/icecsys/YoshidaIA05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icecsys/YoshidaIA05
Hiroaki Yoshida, Makoto Ikeda, Kunihiro Asada:
An algebraic approach for transistor circuit synthesis. ICECS 2005: 1-4
2002
[c4]
- view
  authority control:
- export record
  dblp key:
  - conf/iscas/YoshidaYIA02
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/YoshidaYIA02
Hiroaki Yoshida, Hiroaki Yamaoka, Makoto Ikeda, Kunihiro Asada:
Logic synthesis for PLA with 2-input logic elements. ISCAS (3) 2002: 373-376
[c2]
- view
  authority control:
- export record
  dblp key:
  - conf/vlsid/YoshidaYIA02
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsid/YoshidaYIA02
Hiroaki Yoshida, Hiroaki Yamaoka, Makoto Ikeda, Kunihiro Asada:
Logic Synthesis for AND-XOR-OR Type Sense-Amplifying PLA. ASP-DAC/VLSI Design 2002: 166-171

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.