Makoto Yabuuchi

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

◀ ▶ joint publications with Toshiaki Sano

> Home > Persons > Makoto Yabuuchi

Publications

2016
[c18]
- view
  authority control:
- export record
  dblp key:
  - conf/asscc/IshiiYSMTYSSTN16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/asscc/IshiiYSMTYSSTN16
Yuichiro Ishii, Makoto Yabuuchi, Yohei Sawada, Masao Morimoto, Yasumasa Tsukamoto, Yuta Yoshida, Ken Shibata, Toshiaki Sano, Shinji Tanaka, Koji Nii:
A 5.92-Mb/mm² 28-nm pseudo 2-read/write dual-port SRAM using double pumping circuitry. A-SSCC 2016: 17-20
[c17]
- view
  authority control:
- export record
  dblp key:
  - conf/vlsic/YabuuchiSSITTN16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsic/YabuuchiSSITTN16
Makoto Yabuuchi, Yohei Sawada, Toshiaki Sano, Yuichiro Ishii, Shinji Tanaka, Miki Tanaka, Koji Nii:
A 6.05-Mb/mm² 16-nm FinFET double pumping 1W1R 2-port SRAM with 313 ps read access time. VLSI Circuits 2016: 1-2
2014
[c12]
- view
  authority control:
- export record
  dblp key:
  - conf/vlsic/TanakaIYSTTNS14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsic/TanakaIYSTTNS14
Shinji Tanaka, Yuichiro Ishii, Makoto Yabuuchi, Toshiaki Sano, Koji Tanaka, Yasumasa Tsukamoto, Koji Nii, Hirotoshi Sato:
A 512-kb 1-GHz 28-nm partially write-assisted dual-port SRAM with self-adjustable negative bias bitline. VLSIC 2014: 1-2

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.