Parimal Pal Chaudhuri

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

◀ ▶ joint publications with Samir Roy

> Home > Persons > Parimal Pal Chaudhuri

Publications

2004
[c66]
- view
  authority control:
- export record
  dblp key:
  - conf/acri/ShawMSSRC04
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/acri/ShawMSSRC04
Chandrama Shaw, Pradipta Maji, Sourav Saha, Biplab K. Sikdar, Samir Roy, Parimal Pal Chaudhuri:
Cellular Automata Based Encompression Technology for Voice Data. ACRI 2004: 258-267
1997
[j22]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/ChattopadhyayRC97
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/ChattopadhyayRC97
Santanu Chattopadhyay, Samir Roy, Parimal Pal Chaudhuri:
KGPMIN: an efficient multilevel multioutput AND-OR-XOR minimizer. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 16(3): 257-265 (1997)
1996
[j20]
- view
  authority control:
- export record
  dblp key:
  - journals/tc/ChattopadhyayRC96
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tc/ChattopadhyayRC96
Santanu Chattopadhyay, Samir Roy, Parimal Pal Chaudhuri:
Synthesis of Highly Testable Fixed-Polarity AND-XOR Canonical Networks-A Genetic Algorithm-Based Approach. IEEE Trans. Computers 45(4): 487-490 (1996)
1995
[c19]
- view
  authority control:
- export record
  dblp key:
  - conf/vlsid/ChattopadhyayRC95
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsid/ChattopadhyayRC95
Santanu Chattopadhyay, Samir Roy, Parimal Pal Chaudhuri:
Technology mapping on a multi-output logic module built around Cellular Automata Array for a new FPGA architecture. VLSI Design 1995: 57-62
1993
[c13]
- view
  authority control:
- export record
  dblp key:
  - conf/vlsid/NandiBCCR93
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsid/NandiBCCR93
Sukumar Nandi, Vamsi Boppana, Supratik Chakraborty, Parimal Pal Chaudhuri, Samir Roy:
Delay Fault Test Generation with Cellular Automata. VLSI Design 1993: 281-286

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.