BibTeX record conf/ipps/Perez-CelisMMUC16

• > Home > conf/ipps/Perez-CelisMMUC16

@inproceedings{DBLP:conf/ipps/Perez-CelisMMUC16,
  author       = {Juan Andr{\'{e}}s P{\'{e}}rez{-}Celis and
                  Jos{\'{e}} Mart{\'{\i}}nez{-}Carranza and
                  Alicia Morales{-}Reyes and
                  Claudia Feregrino Uribe and
                  Ren{\'{e}} Cumplido},
  title        = {An {FPGA} Architecture to Accelerate the Burrows Wheeler Transform
                  by Using a Linear Sorter},
  booktitle    = {2016 {IEEE} International Parallel and Distributed Processing Symposium
                  Workshops, {IPDPS} Workshops 2016, Chicago, IL, USA, May 23-27, 2016},
  pages        = {156--161},
  publisher    = {{IEEE} Computer Society},
  year         = {2016},
  url          = {https://doi.org/10.1109/IPDPSW.2016.174},
  doi          = {10.1109/IPDPSW.2016.174},
  timestamp    = {Fri, 24 Mar 2023 00:01:59 +0100},
  biburl       = {https://dblp.org/rec/conf/ipps/Perez-CelisMMUC16.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}