BibTeX record conf/isca/SuhOSD05

download as .bib file

@inproceedings{DBLP:conf/isca/SuhOSD05,
  author       = {G. Edward Suh and
                  Charles W. O'Donnell and
                  Ishan Sachdev and
                  Srinivas Devadas},
  title        = {Design and Implementation of the {AEGIS} Single-Chip Secure Processor
                  Using Physical Random Functions},
  booktitle    = {32st International Symposium on Computer Architecture {(ISCA} 2005),
                  4-8 June 2005, Madison, Wisconsin, {USA}},
  pages        = {25--36},
  publisher    = {{IEEE} Computer Society},
  year         = {2005},
  url          = {https://doi.org/10.1109/ISCA.2005.22},
  doi          = {10.1109/ISCA.2005.22},
  timestamp    = {Fri, 24 Mar 2023 00:02:38 +0100},
  biburl       = {https://dblp.org/rec/conf/isca/SuhOSD05.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
a service of  Schloss Dagstuhl - Leibniz Center for Informatics

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.