BibTeX record conf/patmos/ZhuHYXY17

download as .bib file

@inproceedings{DBLP:conf/patmos/ZhuHYXY17,
  author       = {Haotian Zhu and
                  Jianping Hu and
                  Huishan Yang and
                  Yang Xiong and
                  Tingfeng Yang},
  title        = {A topology optimization method for low-power logic circuits with dual-threshold
                  independent-gate FinFETs},
  booktitle    = {27th International Symposium on Power and Timing Modeling, Optimization
                  and Simulation, {PATMOS} 2017, Thessaloniki, Greece, September 25-27,
                  2017},
  pages        = {1--6},
  publisher    = {{IEEE}},
  year         = {2017},
  url          = {https://doi.org/10.1109/PATMOS.2017.8106953},
  doi          = {10.1109/PATMOS.2017.8106953},
  timestamp    = {Wed, 16 Oct 2019 14:14:57 +0200},
  biburl       = {https://dblp.org/rec/conf/patmos/ZhuHYXY17.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
a service of  Schloss Dagstuhl - Leibniz Center for Informatics

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.