BibTeX record conf/vlsid/SundareswaranBD99

download as .bib file

@inproceedings{DBLP:conf/vlsid/SundareswaranBD99,
  author       = {Savithri Sundareswaran and
                  David T. Blaauw and
                  Abhijit Dharchoudhury},
  title        = {A Three-Tier Assertion Technique for Spice Verification of Transistor
                  Level Timing Analysis},
  booktitle    = {12th International Conference on {VLSI} Design {(VLSI} Design 1999),
                  10-13 January 1999, Goa, India},
  pages        = {175--180},
  publisher    = {{IEEE} Computer Society},
  year         = {1999},
  url          = {https://doi.org/10.1109/ICVD.1999.745145},
  doi          = {10.1109/ICVD.1999.745145},
  timestamp    = {Fri, 24 Mar 2023 00:03:59 +0100},
  biburl       = {https://dblp.org/rec/conf/vlsid/SundareswaranBD99.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
a service of  Schloss Dagstuhl - Leibniz Center for Informatics

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.