BibTeX record journals/vlsisp/YeungC06

download as .bib file

@article{DBLP:journals/vlsisp/YeungC06,
  author       = {On Wa Yeung and
                  Keith M. Chugg},
  title        = {An Iterative Algorithm and Low Complexity Hardware Architecture for
                  Fast Acquisition of Long {PN} Codes in {UWB} Systems},
  journal      = {J. {VLSI} Signal Process.},
  volume       = {43},
  number       = {1},
  pages        = {25--42},
  year         = {2006},
  url          = {https://doi.org/10.1007/s11265-006-7278-y},
  doi          = {10.1007/S11265-006-7278-Y},
  timestamp    = {Wed, 20 May 2020 21:26:34 +0200},
  biburl       = {https://dblp.org/rec/journals/vlsisp/YeungC06.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
a service of  Schloss Dagstuhl - Leibniz Center for Informatics

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.