callback( { "result":{ "query":":facetid:toc:\"db/conf/norchip/norcas2017.bht\"", "status":{ "@code":"200", "text":"OK" }, "time":{ "@unit":"msecs", "text":"64.40" }, "completions":{ "@total":"1", "@computed":"1", "@sent":"1", "c":{ "@sc":"50", "@dc":"50", "@oc":"50", "@id":"43417426", "text":":facetid:toc:db/conf/norchip/norcas2017.bht" } }, "hits":{ "@total":"50", "@computed":"50", "@sent":"30", "@first":"0", "hit":[{ "@score":"1", "@id":"2999495", "info":{"authors":{"author":[{"@pid":"216/2051","text":"Raju Ahamed"},{"@pid":"40/10276","text":"Mikko Varonen"},{"@pid":"158/2963","text":"Dristy Parveg"},{"@pid":"158/3178","text":"Jan Saijets"},{"@pid":"18/1852","text":"Kari Halonen"}]},"title":"Design of high-performance E-band SPDT switch and LNA in 0.13 μm SiGe BiCMOS technology.","venue":"NORCAS","pages":"1-5","year":"2017","type":"Conference and Workshop Papers","access":"closed","key":"conf/norchip/AhamedVPSH17","doi":"10.1109/NORCHIP.2017.8124975","ee":"https://doi.org/10.1109/NORCHIP.2017.8124975","url":"https://dblp.org/rec/conf/norchip/AhamedVPSH17"}, "url":"URL#2999495" }, { "@score":"1", "@id":"2999496", "info":{"authors":{"author":[{"@pid":"02/2862","text":"Janne P. Aikio"},{"@pid":"154/3506","text":"Alok Sethi"},{"@pid":"216/1905","text":"Rana Azhar Shaheen"},{"@pid":"216/2091","text":"Rehman Akbar"},{"@pid":"79/5702","text":"Timo Rahkonen"},{"@pid":"81/2585","text":"Aarno Pärssinen"}]},"title":"A fully integrated 13 GHz CMOS SOI stacked power amplifier for 5G wireless systems.","venue":"NORCAS","pages":"1-4","year":"2017","type":"Conference and Workshop Papers","access":"closed","key":"conf/norchip/AikioSSARP17","doi":"10.1109/NORCHIP.2017.8124993","ee":"https://doi.org/10.1109/NORCHIP.2017.8124993","url":"https://dblp.org/rec/conf/norchip/AikioSSARP17"}, "url":"URL#2999496" }, { "@score":"1", "@id":"2999497", "info":{"authors":{"author":[{"@pid":"143/9587","text":"Pavel Angelov"},{"@pid":"158/2985","text":"Martin Nielsen-Lönn"},{"@pid":"56/6246","text":"Atila Alvandpour"}]},"title":"Ring-oscillator-based timing generator for ultralow-power applications.","venue":"NORCAS","pages":"1-4","year":"2017","type":"Conference and Workshop Papers","access":"closed","key":"conf/norchip/AngelovNA17","doi":"10.1109/NORCHIP.2017.8124969","ee":"https://doi.org/10.1109/NORCHIP.2017.8124969","url":"https://dblp.org/rec/conf/norchip/AngelovNA17"}, "url":"URL#2999497" }, { "@score":"1", "@id":"2999498", "info":{"authors":{"author":[{"@pid":"90/11368","text":"Alexander Antonov"},{"@pid":"172/5959","text":"Pavel Kustarev"},{"@pid":"216/1990","text":"Sergey Bikovsky"}]},"title":"Improving microarchitecture design and hardware generation using micro-language IP cores.","venue":"NORCAS","pages":"1-6","year":"2017","type":"Conference and Workshop Papers","access":"closed","key":"conf/norchip/AntonovKB17","doi":"10.1109/NORCHIP.2017.8124952","ee":"https://doi.org/10.1109/NORCHIP.2017.8124952","url":"https://dblp.org/rec/conf/norchip/AntonovKB17"}, "url":"URL#2999498" }, { "@score":"1", "@id":"2999499", "info":{"authors":{"author":[{"@pid":"04/9283","text":"Shahzad Asif"},{"@pid":"v/MarkVesterbacka","text":"Mark Vesterbacka"}]},"title":"An RNS based modular multiplier with reduced complexity.","venue":"NORCAS","pages":"1-4","year":"2017","type":"Conference and Workshop Papers","access":"closed","key":"conf/norchip/AsifV17","doi":"10.1109/NORCHIP.2017.8124953","ee":"https://doi.org/10.1109/NORCHIP.2017.8124953","url":"https://dblp.org/rec/conf/norchip/AsifV17"}, "url":"URL#2999499" }, { "@score":"1", "@id":"2999500", "info":{"authors":{"author":[{"@pid":"216/1906","text":"Heiner Bauer"},{"@pid":"19/9430","text":"Sebastian Höppner"},{"@pid":"68/7231","text":"Johannes Partzsch"},{"@pid":"27/3968","text":"Dennis Walter"},{"@pid":"44/6754","text":"Christian Mayr 0001"},{"@pid":"216/2045","text":"Florian Schraut"},{"@pid":"70/8189","text":"Holger Eisenreich"}]},"title":"Exploration of FPGA architectures for tight coupled accelerators in a 22nm FDSOI technology.","venue":"NORCAS","pages":"1-6","year":"2017","type":"Conference and Workshop Papers","access":"closed","key":"conf/norchip/BauerHPWMSE17","doi":"10.1109/NORCHIP.2017.8124946","ee":"https://doi.org/10.1109/NORCHIP.2017.8124946","url":"https://dblp.org/rec/conf/norchip/BauerHPWMSE17"}, "url":"URL#2999500" }, { "@score":"1", "@id":"2999501", "info":{"authors":{"author":[{"@pid":"68/3834","text":"Oana Boncalo"},{"@pid":"09/6566","text":"Valentin Savin"},{"@pid":"92/5530","text":"Alexandru Amaricai"}]},"title":"Unrolled layered architectures for non-surjective finite alphabet iterative decoders.","venue":"NORCAS","pages":"1-5","year":"2017","type":"Conference and Workshop Papers","access":"closed","key":"conf/norchip/BoncaloSA17","doi":"10.1109/NORCHIP.2017.8124944","ee":"https://doi.org/10.1109/NORCHIP.2017.8124944","url":"https://dblp.org/rec/conf/norchip/BoncaloSA17"}, "url":"URL#2999501" }, { "@score":"1", "@id":"2999502", "info":{"authors":{"author":[{"@pid":"216/1968","text":"Oscar Morales Chacon"},{"@pid":"57/9431","text":"Ted Johansson"},{"@pid":"216/1973","text":"Thomas Flink"}]},"title":"The effect of DPD bandwidth limitation on EVM for a 28 nm WLAN 802.11ac transmitter.","venue":"NORCAS","pages":"1-4","year":"2017","type":"Conference and Workshop Papers","access":"closed","key":"conf/norchip/ChaconJF17","doi":"10.1109/NORCHIP.2017.8124943","ee":"https://doi.org/10.1109/NORCHIP.2017.8124943","url":"https://dblp.org/rec/conf/norchip/ChaconJF17"}, "url":"URL#2999502" }, { "@score":"1", "@id":"2999503", "info":{"authors":{"author":[{"@pid":"151/4562","text":"Aditya Dalakoti"},{"@pid":"79/2593","text":"Merritt Miller"},{"@pid":"81/5541","text":"Forrest Brewer"}]},"title":"Design and analysis of high performance pulse ring VCO.","venue":"NORCAS","pages":"1-5","year":"2017","type":"Conference and Workshop Papers","access":"closed","key":"conf/norchip/DalakotiMB17","doi":"10.1109/NORCHIP.2017.8124961","ee":"https://doi.org/10.1109/NORCHIP.2017.8124961","url":"https://dblp.org/rec/conf/norchip/DalakotiMB17"}, "url":"URL#2999503" }, { "@score":"1", "@id":"2999504", "info":{"authors":{"author":[{"@pid":"216/2086","text":"Jeppe Gaardsted Davidsen"},{"@pid":"195/7685","text":"Yoni Yosef-Hay"},{"@pid":"158/2942","text":"Dennis Oland Larsen"},{"@pid":"130/2294","text":"Ivan H. H. Jørgensen"}]},"title":"Synthesis and design of a fully integrated multi-topology switched capacitor DC-DC converter with gearbox control.","venue":"NORCAS","pages":"1-6","year":"2017","type":"Conference and Workshop Papers","access":"closed","key":"conf/norchip/DavidsenYLJ17","doi":"10.1109/NORCHIP.2017.8124994","ee":"https://doi.org/10.1109/NORCHIP.2017.8124994","url":"https://dblp.org/rec/conf/norchip/DavidsenYLJ17"}, "url":"URL#2999504" }, { "@score":"1", "@id":"2999505", "info":{"authors":{"author":[{"@pid":"256/0009","text":"J. Håvard H. Eriksrød"},{"@pid":"91/10782","text":"Kristian Gjertsen Kjelgård"},{"@pid":"216/2011","text":"Mathias Tømmer"},{"@pid":"27/10174","text":"John F. Burkhart"},{"@pid":"73/3111","text":"Tor Sverre Lande"}]},"title":"Bi-static environmental SAR radar imager.","venue":"NORCAS","pages":"1-6","year":"2017","type":"Conference and Workshop Papers","access":"closed","key":"conf/norchip/EriksrodKTBL17","doi":"10.1109/NORCHIP.2017.8124979","ee":"https://doi.org/10.1109/NORCHIP.2017.8124979","url":"https://dblp.org/rec/conf/norchip/EriksrodKTBL17"}, "url":"URL#2999505" }, { "@score":"1", "@id":"2999506", "info":{"authors":{"author":[{"@pid":"31/2296","text":"Martti Forsell"},{"@pid":"60/1199","text":"Jussi Roivainen"},{"@pid":"l/VLeppanen","text":"Ville Leppänen"},{"@pid":"t/JLTraff","text":"Jesper Larsson Träff"}]},"title":"Supporting concurrent memory access in TCF-aware processor architectures.","venue":"NORCAS","pages":"1-6","year":"2017","type":"Conference and Workshop Papers","access":"closed","key":"conf/norchip/ForsellRLT17","doi":"10.1109/NORCHIP.2017.8124962","ee":"https://doi.org/10.1109/NORCHIP.2017.8124962","url":"https://dblp.org/rec/conf/norchip/ForsellRLT17"}, "url":"URL#2999506" }, { "@score":"1", "@id":"2999507", "info":{"authors":{"author":[{"@pid":"216/1979","text":"Peco Gjurovski"},{"@pid":"59/11255","text":"Muh-Dey Wei"},{"@pid":"36/10324","text":"Renato Negra"}]},"title":"Subsampling phase-locked loop behavioural modelling approach for phase noise evaluation.","venue":"NORCAS","pages":"1-4","year":"2017","type":"Conference and Workshop Papers","access":"closed","key":"conf/norchip/GjurovskiWN17","doi":"10.1109/NORCHIP.2017.8124991","ee":"https://doi.org/10.1109/NORCHIP.2017.8124991","url":"https://dblp.org/rec/conf/norchip/GjurovskiWN17"}, "url":"URL#2999507" }, { "@score":"1", "@id":"2999508", "info":{"authors":{"author":[{"@pid":"192/7997","text":"Oner Hanay"},{"@pid":"192/7809","text":"Erkan Bayram"},{"@pid":"36/10324","text":"Renato Negra"}]},"title":"Digital centric IF-DAC based heterodyne transmitter architecture.","venue":"NORCAS","pages":"1-4","year":"2017","type":"Conference and Workshop Papers","access":"closed","key":"conf/norchip/HanayBN17","doi":"10.1109/NORCHIP.2017.8124956","ee":"https://doi.org/10.1109/NORCHIP.2017.8124956","url":"https://dblp.org/rec/conf/norchip/HanayBN17"}, "url":"URL#2999508" }, { "@score":"1", "@id":"2999509", "info":{"authors":{"author":[{"@pid":"216/2037","text":"Henrik Enggaard Hansen"},{"@pid":"216/1942","text":"Emad Jacob Maroun"},{"@pid":"216/2085","text":"Andreas Toftegaard Kristensen"},{"@pid":"216/2083","text":"Jimmi Marquart"},{"@pid":"29/3006","text":"Martin Schoeberl"}]},"title":"A shared scratchpad memory with synchronization support.","venue":"NORCAS","pages":"1-6","year":"2017","type":"Conference and Workshop Papers","access":"closed","key":"conf/norchip/HansenMKMS17","doi":"10.1109/NORCHIP.2017.8124992","ee":"https://doi.org/10.1109/NORCHIP.2017.8124992","url":"https://dblp.org/rec/conf/norchip/HansenMKMS17"}, "url":"URL#2999509" }, { "@score":"1", "@id":"2999510", "info":{"authors":{"author":[{"@pid":"143/0195","text":"Salma Hesham"},{"@pid":"13/2844","text":"Diana Goehringer"},{"@pid":"227/8627","text":"Mohamed A. Abd El Ghany"}]},"title":"A call-up for circuit-switched NoCs in the Dark-Silicon Era.","venue":"NORCAS","pages":"1-6","year":"2017","type":"Conference and Workshop Papers","access":"closed","key":"conf/norchip/HeshamGE17","doi":"10.1109/NORCHIP.2017.8124947","ee":"https://doi.org/10.1109/NORCHIP.2017.8124947","url":"https://dblp.org/rec/conf/norchip/HeshamGE17"}, "url":"URL#2999510" }, { "@score":"1", "@id":"2999511", "info":{"authors":{"author":{"@pid":"94/2756","text":"Keisuke Inoue"}},"title":"A dependable ASIC architecture with RT-level rollback for controller soft error recovery.","venue":"NORCAS","pages":"1-4","year":"2017","type":"Conference and Workshop Papers","access":"closed","key":"conf/norchip/Inoue17","doi":"10.1109/NORCHIP.2017.8124986","ee":"https://doi.org/10.1109/NORCHIP.2017.8124986","url":"https://dblp.org/rec/conf/norchip/Inoue17"}, "url":"URL#2999511" }, { "@score":"1", "@id":"2999512", "info":{"authors":{"author":[{"@pid":"40/4388","text":"Christian Johansson"},{"@pid":"216/2033","text":"Torbjorn Manefjord"}]},"title":"Analysis of a high-speed PCB design.","venue":"NORCAS","pages":"1-4","year":"2017","type":"Conference and Workshop Papers","access":"closed","key":"conf/norchip/JohanssonM17","doi":"10.1109/NORCHIP.2017.8124982","ee":"https://doi.org/10.1109/NORCHIP.2017.8124982","url":"https://dblp.org/rec/conf/norchip/JohanssonM17"}, "url":"URL#2999512" }, { "@score":"1", "@id":"2999513", "info":{"authors":{"author":[{"@pid":"216/2085","text":"Andreas Toftegaard Kristensen"},{"@pid":"184/5248","text":"Luca Pezzarossa"},{"@pid":"42/2580","text":"Jens Sparsø"}]},"title":"High-level synthesis for reduction of WCET in real-time systems.","venue":"NORCAS","pages":"1-6","year":"2017","type":"Conference and Workshop Papers","access":"closed","key":"conf/norchip/KristensenPS17","doi":"10.1109/NORCHIP.2017.8124945","ee":"https://doi.org/10.1109/NORCHIP.2017.8124945","url":"https://dblp.org/rec/conf/norchip/KristensenPS17"}, "url":"URL#2999513" }, { "@score":"1", "@id":"2999514", "info":{"authors":{"author":[{"@pid":"216/1913","text":"Eleftherios Kyriakakis"},{"@pid":"216/2028","text":"Kalle Ngo"},{"@pid":"98/2596","text":"Johnny Öberg"}]},"title":"Implementation of a fault-tolerant, globally-asynchronous-locally-synchronous, inter-chip NoC communication bridge on FPGAs.","venue":"NORCAS","pages":"1-6","year":"2017","type":"Conference and Workshop Papers","access":"closed","key":"conf/norchip/KyriakakisNO17","doi":"10.1109/NORCHIP.2017.8124972","ee":"https://doi.org/10.1109/NORCHIP.2017.8124972","url":"https://dblp.org/rec/conf/norchip/KyriakakisNO17"}, "url":"URL#2999514" }, { "@score":"1", "@id":"2999515", "info":{"authors":{"author":[{"@pid":"216/1913","text":"Eleftherios Kyriakakis"},{"@pid":"216/2028","text":"Kalle Ngo"},{"@pid":"98/2596","text":"Johnny Öberg"}]},"title":"Mitigating single-event upsets in COTS SDRAM using an EDAC SDRAM controller.","venue":"NORCAS","pages":"1-6","year":"2017","type":"Conference and Workshop Papers","access":"closed","key":"conf/norchip/KyriakakisNO17a","doi":"10.1109/NORCHIP.2017.8124978","ee":"https://doi.org/10.1109/NORCHIP.2017.8124978","url":"https://dblp.org/rec/conf/norchip/KyriakakisNO17a"}, "url":"URL#2999515" }, { "@score":"1", "@id":"2999516", "info":{"authors":{"author":[{"@pid":"136/0996","text":"Jingui Li"},{"@pid":"117/7063","text":"Timo Viitanen"},{"@pid":"73/2252-29","text":"Lin Li 0029"},{"@pid":"t/JarmoTakala","text":"Jarmo Takala"},{"@pid":"b/ShuvraSBhattacharyya","text":"Shuvra S. Bhattacharyya"}]},"title":"Design and implementation of a multi-mode harris corner detector architecture.","venue":"NORCAS","pages":"1-6","year":"2017","type":"Conference and Workshop Papers","access":"closed","key":"conf/norchip/LiVLTB17","doi":"10.1109/NORCHIP.2017.8124963","ee":"https://doi.org/10.1109/NORCHIP.2017.8124963","url":"https://dblp.org/rec/conf/norchip/LiVLTB17"}, "url":"URL#2999516" }, { "@score":"1", "@id":"2999517", "info":{"authors":{"author":[{"@pid":"74/6493","text":"Yue Lu"},{"@pid":"61/2295","text":"Tom J. Kazmierski"}]},"title":"Variable-accuracy bit-serial multiplication with row bypassing for ultra low power.","venue":"NORCAS","pages":"1-6","year":"2017","type":"Conference and Workshop Papers","access":"closed","key":"conf/norchip/LuK17","doi":"10.1109/NORCHIP.2017.8124976","ee":"https://doi.org/10.1109/NORCHIP.2017.8124976","url":"https://dblp.org/rec/conf/norchip/LuK17"}, "url":"URL#2999517" }, { "@score":"1", "@id":"2999518", "info":{"authors":{"author":[{"@pid":"98/10349","text":"Macarena C. Martínez-Rodríguez"},{"@pid":"163/4132","text":"Miguel Ángel Prada-Delgado"},{"@pid":"45/3106","text":"Piedad Brox"},{"@pid":"95/1240","text":"Iluminada Baturone"}]},"title":"CMOS digital design of a trusted virtual sensor.","venue":"NORCAS","pages":"1-5","year":"2017","type":"Conference and Workshop Papers","access":"closed","key":"conf/norchip/Martinez-Rodriguez17","doi":"10.1109/NORCHIP.2017.8124948","ee":"https://doi.org/10.1109/NORCHIP.2017.8124948","url":"https://dblp.org/rec/conf/norchip/Martinez-Rodriguez17"}, "url":"URL#2999518" }, { "@score":"1", "@id":"2999519", "info":{"authors":{"author":[{"@pid":"216/1920","text":"Maya Matsunaga"},{"@pid":"216/2048","text":"Taiki Nakanishi"},{"@pid":"177/5356","text":"Atsuki Kobayashi"},{"@pid":"16/7080","text":"Kazuo Nakazato"},{"@pid":"79/2824","text":"Kiichi Niitsu"}]},"title":"Three-dimensional millimeter-wave frequency-shift-based CMOS biosensor using vertically stacked LC oscillators.","venue":"NORCAS","pages":"1-6","year":"2017","type":"Conference and Workshop Papers","access":"closed","key":"conf/norchip/MatsunagaNKNN17","doi":"10.1109/NORCHIP.2017.8124974","ee":"https://doi.org/10.1109/NORCHIP.2017.8124974","url":"https://dblp.org/rec/conf/norchip/MatsunagaNKNN17"}, "url":"URL#2999519" }, { "@score":"1", "@id":"2999520", "info":{"authors":{"author":[{"@pid":"216/1934","text":"Mohammadreza Nakhkash"},{"@pid":"216/2018","text":"Hossein Bardareh"},{"@pid":"137/9186","text":"Farzaneh Zokaee"},{"@pid":"54/2774","text":"Hamid R. Zarandi"}]},"title":"Designing a differential 3R-2bit RRAM cell for enhancing read margin in cross-point RRAM arrays.","venue":"NORCAS","pages":"1-6","year":"2017","type":"Conference and Workshop Papers","access":"closed","key":"conf/norchip/NakhkashBZZ17","doi":"10.1109/NORCHIP.2017.8124954","ee":"https://doi.org/10.1109/NORCHIP.2017.8124954","url":"https://dblp.org/rec/conf/norchip/NakhkashBZZ17"}, "url":"URL#2999520" }, { "@score":"1", "@id":"2999521", "info":{"authors":{"author":[{"@pid":"216/2028","text":"Kalle Ngo"},{"@pid":"216/1970","text":"Tage Mohammadat"},{"@pid":"98/2596","text":"Johnny Öberg"}]},"title":"Towards a single event upset detector based on COTS FPGA.","venue":"NORCAS","pages":"1-6","year":"2017","type":"Conference and Workshop Papers","access":"closed","key":"conf/norchip/NgoMo17","doi":"10.1109/NORCHIP.2017.8124960","ee":"https://doi.org/10.1109/NORCHIP.2017.8124960","url":"https://dblp.org/rec/conf/norchip/NgoMo17"}, "url":"URL#2999521" }, { "@score":"1", "@id":"2999522", "info":{"authors":{"author":[{"@pid":"158/2985","text":"Martin Nielsen-Lönn"},{"@pid":"143/9587","text":"Pavel Angelov"},{"@pid":"33/3063","text":"J. Jacob Wikner"},{"@pid":"56/6246","text":"Atila Alvandpour"}]},"title":"Self-oscillating multilevel switched-capacitor DC/DC converter for energy harvesting.","venue":"NORCAS","pages":"1-5","year":"2017","type":"Conference and Workshop Papers","access":"closed","key":"conf/norchip/Nielsen-LonnAWA17","doi":"10.1109/NORCHIP.2017.8124977","ee":"https://doi.org/10.1109/NORCHIP.2017.8124977","url":"https://dblp.org/rec/conf/norchip/Nielsen-LonnAWA17"}, "url":"URL#2999522" }, { "@score":"1", "@id":"2999523", "info":{"authors":{"author":[{"@pid":"206/8047","text":"Mina Niknafs"},{"@pid":"57/11467","text":"Ivan Ukhov"},{"@pid":"e/PetruEles","text":"Petru Eles"},{"@pid":"p/ZeboPeng","text":"Zebo Peng"}]},"title":"Workload prediction for runtime resource management.","venue":"NORCAS","pages":"1-5","year":"2017","type":"Conference and Workshop Papers","access":"closed","key":"conf/norchip/NiknafsUEP17","doi":"10.1109/NORCHIP.2017.8124965","ee":"https://doi.org/10.1109/NORCHIP.2017.8124965","url":"https://dblp.org/rec/conf/norchip/NiknafsUEP17"}, "url":"URL#2999523" }, { "@score":"1", "@id":"2999524", "info":{"authors":{"author":[{"@pid":"173/8955","text":"Sajjad Nouri"},{"@pid":"36/6529","text":"Jari Nurmi"}]},"title":"Power mitigation of a heterogeneous multicore architecture by frequency scaling in an OFDM receiver test case.","venue":"NORCAS","pages":"1-6","year":"2017","type":"Conference and Workshop Papers","access":"closed","key":"conf/norchip/NouriN17","doi":"10.1109/NORCHIP.2017.8124987","ee":"https://doi.org/10.1109/NORCHIP.2017.8124987","url":"https://dblp.org/rec/conf/norchip/NouriN17"}, "url":"URL#2999524" } ] } } } )