


default search action
15. IEEE INTERACT 2011: San Antonio, Texas, USA
- 15th Workshop on Interaction between Compilers and Computer Architectures, INTERACT 2011, San Antonio, Texas, USA, February 12, 2011. IEEE Computer Society 2011, ISBN 978-0-7695-4441-0

Processors
- Abhishek Deb, Josep M. Codina, Antonio González:

A Co-designed HW/SW Approach to General Purpose Program Acceleration Using a Programmable Functional Unit. 1-8 - Bertrand A. Maher, Katherine E. Coons, Kathryn S. McKinley, Doug Burger:

The Good Block: Hardware/Software Design for Composable, Block-Atomic Processors. 9-16 - Ian Finlayson, Gang-Ryung Uh, David B. Whalley, Gary S. Tyson:

Improving Low Power Processor Efficiency with Static Pipelining. 17-24
Parallelization
- Mirza Omer Beg, Peter van Beek:

A Constraint Programming Approach for Instruction Assignment. 25-34 - Yu Sun, Wei Zhang:

On-Line Trace Based Automatic Parallelization of Java Programs on Multicore Platforms. 35-43 - Chun-Yu Shei, Adarsh Yoga, Madhav Ramesh, Arun Chauhan:

MATLAB Parallelization through Scalarization. 44-53 - Prasad A. Kulkarni, Jay Fuller:

JIT Compilation Policy on Single-Core and Multi-core Machines. 54-62
Potpourri
- Nicholas Hunt, Paramjit Singh Sandhu, Luis Ceze:

Characterizing the Performance and Energy Efficiency of Lock-Free Data Structures. 63-70 - Archana Ravindar, Y. N. Srikant:

Implications of Program Phase Behavior on Timing Analysis. 71-79 - Junpyo Lee, Jae-Jin Kim, Soo-Mook Moon, Suhyun Kim:

Aggressive Function Splitting for Partial Inlining. 80-86

manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.


Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCID














