default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCID16. IEEE INTERACT 2012: New Orleans, LA, USA
- 16th Workshop on Interaction between Compilers and Computer Architectures, INTERACT 2012, New Orleans, LA, USA, February 25, 2012. IEEE Computer Society 2012, ISBN 978-1-4673-2613-1
Compiler and Architecture Optimizations
- Hsu-Hung Chiang, Huang-Jia Cheng, Yuan-Shin Hwang:
Doubling the number of registers on ARM processors. 1-8 - Min Feng, Chen Tian, Rajiv Gupta
:
Enhancing LRU replacement via phantom associativity. 9-16 - Qing'an Li, Yingchao Zhao, Jingtong Hu, Chun Jason Xue, Edwin Hsing-Mean Sha, Yanxiang He:
MGC: Multiple graph-coloring for non-volatile memory based hybrid Scratchpad Memory. 17-24
Compiler and Runtime Optimizations
- Marianne J. Jantz, Prasad A. Kulkarni:
Understand and categorize dynamically dead instructions for contemporary architectures. 25-32 - Changmin Lee, Won Woo Ro, Jean-Luc Gaudiot:
Cooperative heterogeneous computing for parallel processing on CPU/GPU hybrids. 33-40 - Raphael Poss, Clemens Grelck, Stephan Herhut, Sven-Bodo Scholz:
Lazy reference counting for the microgrid. 41-48
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2025-12-05 22:22 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
