default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCID17th ARC 2021: Virtual Event
- Steven Derrien
, Frank Hannig, Pedro C. Diniz, Daniel Chillet:
Applied Reconfigurable Computing. Architectures, Tools, and Applications - 17th International Symposium, ARC 2021, Virtual Event, June 29-30, 2021, Proceedings. Lecture Notes in Computer Science 12700, Springer 2021, ISBN 978-3-030-79024-0
Applications
- Ali Ebrahim, Jalal Khalifat:
Fast Approximation of the Top-k Items in Data Streams Using a Reconfigurable Accelerator. 3-17 - Johannes Wirth, Jaco A. Hofmann, Lasse Thostrup, Andreas Koch, Carsten Binnig:
Exploiting 3D Memory for Accelerated In-Network Processing of Hash Joins in Distributed Databases. 18-32
Design Tools
- Johannes Pfau, Peter Wagih Zaki, Jürgen Becker:
Evaluation of Different Manual Placement Strategies to Ensure Uniformity of the V-FPGA. 35-49 - Linus Witschen, Tobias Wiersema, Masood Raeisi Nafchi, Arne Bockhorn, Marco Platzner:
Timing Optimization for Virtual FPGA Configurations. 50-64 - Chilankamol Sunny, Satyajit Das, Kevin J. M. Martin, Philippe Coussy:
Hardware Based Loop Optimization for CGRA Architectures. 65-80 - Carsten Heinz, Andreas Koch:
Supporting On-Chip Dynamic Parallelism for Task-Based Hardware Accelerators. 81-92 - Jörg Keller, Sebastian Litzinger, Christoph W. Kessler:
Combining Design Space Exploration with Task Scheduling of Moldable Streaming Tasks on Reconfigurable Platforms. 93-107 - Jaume Bosch, Miquel Vidal, Antonio Filgueras, Daniel Jiménez-González, Carlos Álvarez, Xavier Martorell, Eduard Ayguadé:
Task-Based Programming Models for Heterogeneous Recurrent Workloads. 108-122
Architecture
- Nidhi Anantharajaiah, Zhe Zhang, Jürgen Becker:
Multi-layered NoCs with Adaptive Routing for Mixed Criticality Systems. 125-139 - Angela Gonzalez Mariño, Francesc Fons, Li Ming, Juan-Manuel Moreno Aróstegui:
PDU Normalizer Engine for Heterogeneous In-Vehicle Networks in Automotive Gateways. 140-155 - Christopher Blochwitz, León Philipp, Mladen Berekovic, Thilo Pionteck:
StreamGrid - An AXI-Stream-Compliant Overlay Architecture. 156-170
Security
- Ali Asghar, Benjamin Hettwer, Emil Karimov, Daniel Ziener:
Increasing Side-Channel Resistance by Netlist Randomization and FPGA-Based Reconfiguration. 173-187 - Nadir Khan, Benjamin Hettwer, Jürgen Becker:
Moving Target and Implementation Diversity Based Countermeasures Against Side-Channel Attacks. 188-202 - Randa Zarrouk, Saleh Mulhem, Wael Adi, Mladen Berekovic:
Clone-Resistant Secured Booting Based on Unknown Hashing Created in Self-Reconfigurable Platform. 203-217
Posters
- Fabian Lesniak, Fabian Kreß, Jürgen Becker:
Transparent Near-Memory Computing with a Reconfigurable Processor. 221-231 - Jesús Barba, Julián Caba, Soledad Escolar, José Antonio de la Torre, Fernando Rincón, Juan C. López:
A Dataflow Architecture for Real-Time Full-Search Block Motion Estimation. 232-241 - Franz-Josef Streit, Stefan Wildermann, Michael Pschyklenk, Jürgen Teich:
Providing Tamper-Secure SoC Updates Through Reconfigurable Hardware. 242-253 - Ashutosh Dhar, Paul Reckamp, Jinjun Xiong, Wen-Mei Hwu, Deming Chen:
Graviton: A Reconfigurable Memory-Compute Fabric for Data Intensive Applications. 254-264 - Pascal Jungblut, Dieter Kranzlmüller:
Dynamic Spatial Multiplexing on FPGAs with OpenCL. 265-274 - Hector Gerardo Muñoz Hernandez, Mitko Veleski, Marcelo Brandalero, Michael Hübner:
Accelerating Convolutional Neural Networks in FPGA-based SoCs using a Soft-Core GPU. 275-284 - Arjun Ramaswami, Tobias Kenter, Thomas D. Kühne, Christian Plessl:
Evaluating the Design Space for Offloading 3D FFT Calculations to an FPGA for High-Performance Computing. 285-294 - Nelson Campos, Slava Chesnokov, Eran A. Edirisinghe, Alexis Lluis:
FPGA Implementation of Custom Floating-Point Logarithm and Division. 295-304 - Muhammad Irfan, Kizheppatt Vipin, Ray C. C. Cheung:
On the Suitability of Read only Memory for FPGA-Based CAM Emulation Using Partial Reconfiguration. 305-314 - Mohamed W. Hassan, Peter M. Athanas, Yasser Y. Hanafy:
Domain-Specific Modeling and Optimization for Graph Processing on FPGAs. 315-326 - Dimitrios Danopoulos, Christoforos Kachris, Dimitrios Soudris:
Covid4HPC: A Fast and Accurate Solution for Covid Detection in the Cloud Using X-Rays. 327-336
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2025-12-09 00:11 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
