default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCID7th IEEE Symposium on Computer Arithmetic 1985: Urbana, IL, USA
- Daniel D. Gajski, Ahmed H. Sameh, Kai Hwang:
7th IEEE Symposium on Computer Arithmetic, ARITH 1985, Urbana, IL, USA, June 4-6, 1985. IEEE 1985, ISBN 0-8186-0632-0
Efficient Adders and ALU Designs
- Vojin G. Oklobdzija, Earl R. Barnes:
Some optimal schemes for ALU implementation in VLSI technology. 2-8 - Tin-Fook Ngai, Mary Jane Irwin:
Regular, area-time efficient carry-lookahead adders. 9-15 - Hideaki Kobayashi:
A multioperand two's complement addition algorithm. 16-19 - Richard J. Zaccone, Jesse L. Barlow:
Improved normalization results for digit on-line arithmetic. 20-27 - Luigi Ciminiera, Angelo Serra:
Efficient serial-parallel arrays for multiplication and addition. 28-35
Fast Multipliers and Dividers
- Scobie Philip Smith, Hwa C. Torng:
Design of a fast inner product processor. 38-43 - Renato de Mori, Régis Cardin:
Design for a recursive parallel multiplier. 44-50 - Milos D. Ercegovac, Tomás Lang:
A division algorithm with prediction of quotient digits. 51-56 - Luigi Dadda:
Fast multipliers for two's-complement numbers in serial form. 57-63 - George S. Taylor:
Radix 16 SRT dividers with overlapped quotient selection stages: A 225 nanosecond double precision divider for the S-1 Mark IIB. 64-71
Floating-Point Arithmetic
- Wlodzimierz Zadrozny:
Axiomatizations of floating point arithmetics. 74-81 - M. Ohhashi, R. K. Schneider:
High-speed computation of unary functions. 82-85 - Thomas R. Gross:
Floating-point arithmetic on a reduced-instruction-set processor. 86-92 - Jan Fandrianto, B. Y. Woo:
VLSI floating-point processors. 93-100 - John A. Eldon:
A family of CMOS floating point arithmetic chips. 101-107
Systolic Arithmetic Schemas
- Jonathan Schaeffer, Darrell Makarenko:
Systolic polynomial evaluation and matrix multiplication with multiple precision. 110-117 - Richard P. Brent, H. T. Rung:
A systolic algorithm for integer GCD computation. 118-125 - Heng-Da Cheng, King-Sun Fu:
Algorithm partition for a fixed-size VLSI architecture using space-time domain expansion. 126-132 - Edward T. Chow, Dan I. Moldovan:
Prime Factor DFT parallel processor using wafer scale integration. 133-140
Elementary Function Evaluation
- Asif Naseem, P. David Fisher:
The modified CORDIC algorithm. 144-152 - Takakazu Kurokawa, Hideo Aiso:
Polynomial Transformer. 153-158 - Jaisimha Bannur, A. Varma:
The VLSI implementation of a square root algorithm. 159-165 - Xiaobo Li, Lionel M. Ni:
A pipeline architecture for computing cumulative hypergeometric distributions. 166-172 - Luigi Dadda:
Squarers for binary numbers in serial form. 173-179
Rational and Residue Arithmetic
- Christos A. Papachristou
:
Multi - Input residue arithmetic utilizing read - Only associative memory. 182-188 - David Y. Y. Yun, Chang N. Zhang:
Binary paradigm and systolic array implementation for residue arithmetic. 189-193 - Warren E. Ferguson, David W. Matuja:
Rationally biased arithmetic. 194-202 - Irving S. Reed, Trieu-Kien Truong, Jaw John Chang, Howard M. Shao, In-Shek Hsu:
VLSI residue multiplier modulo a Fermat number. 203-206 - Peter Kornerup, David W. Matula:
Finite precision lexicographic continued fraction number systems. 207-213
Arithmetic in Signal/Image Processing
- Kenji Taniguchi:
Three dimensional IC's and an application to high speed image processor. 216-222 - Earl E. Swartzlander Jr., John A. Eldon:
Arithmetic for high speed FFT implementation. 223-230 - Wentai Liu, J. C. Duh, Daniel E. Atkins:
The design of a vector-radix 2DFFT chip. 231-236 - Virginio Cantoni, Marco Ferretti, Stefano Levialdi, Renato Stefanelli:
PAPIA: Pyramidal architecture for parallel image analysis. 237-242 - Fred J. Taylor:
A more efficient residue arithmetic implementation of the FFT. 243-249
Large-Scale Scientific Computations
- Dennis Gannon:
On the structure of parallelism in a highly concurrent PDE solver. 252-259 - Franklin T. Luk:
A parallel method for computing the generalized singular value decomposition. 260-265 - Kai Hwang, Zhiwei Xu:
Multiprocessors for evaluating compound arithmetic functions. 266-275
Fault-Tolerant Arithmetic
- Saroj Kaushik:
Multiple error correction and additive overflow detection with magnitude indices in residue code. 278-284 - Algirdas Avizienis:
Arithmetic algorithms for operands encoded in two-dimensional low-cost arithmetic error codes. 285-292 - T. R. N. Rao, Kasem Vathanvit:
A class of A(N + C) codes and its properties. 293-294 - Tien Chi Chen:
Maximal redundancy signed-digit systems. 296-299
New Arithmetic Systems
- Siegfried M. Rump:
Higher Order Computer Arithmetic. 302-308 - Donald M. Chiarulli, Walter G. Rudd, Duncan A. Buell:
DRAFT: A dynamically reconfigurable processor for integer arithmetic. 309-317 - J. Hartmut Bleher, A. E. Roeder, Siegfried M. Rump:
ACRITH: High-Accuracy Arithmetic an advanced tool for numerical computation. 318-321 - William Kahan, E. LeBlanc:
Anomalies in the IBM ACRITH package. 322-331 - R. Lohner, Jürgen Wolff von Gudenberg:
Complex interval division with maximum accuracy. 332-336 - Jack J. Dongarra, Danny C. Sorensen:
A fast algorithm for the symmetric eigenvalue problem. 337-342
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2025-12-04 01:24 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
