default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCID23rd FMCAD 2023: Ames, IA, USA
- Alexander Nadel, Kristin Yvonne Rozier:
Formal Methods in Computer-Aided Design, FMCAD 2023, Ames, IA, USA, October 24-27, 2023. IEEE 2023, ISBN 978-3-85448-060-0 - David Swartwout:
NASA's core Flight System Framework Overview. 1 - Shaowei Cai:
Local Search and Its Application in CDCL/CDCL(T) solvers for SAT/SMT. 1 - Bohan Li
, Shaowei Cai:
Local Search For SMT On Linear and Multi-linear Real Arithmetic. 1-10 - Changjian Zhang, Ian Dardik, Rômulo Meira-Góes, David Garlan, Eunsuk Kang:
Fortis: A Tool for Analysis and Repair of Robust Software Systems. 1-9 - Maria Paola Bonacina:
Reasoning about Quantifiers in SMT: The QSMA algorithm. 1 - Arkesh Thakkar, Deepak D'Souza:
Data-Driven Learning of Strong Conjunctive Invariants. 1-11 - Kristin Y. Rozier, Natarajan Shankar, Cesare Tinelli, Moshe Y. Vardi:
Developing an Open-Source, State-of-the-Art Symbolic Model-Checking Framework for the Model-Checking Research Community. 1 - Haoze Wu, Christopher Hahn, Florian Lonsing, Makai Mann, Raghuram Ramanujan, Clark W. Barrett:
Lightweight Online Learning for Sets of Related Problems in Automated Reasoning. 1-11 - Bettina Könighofer:
Formal Methods for Trused AI. 1 - Emily Yu, Nils Froleyks, Armin Biere, Keijo Heljanko:
Towards Compositional Hardware Model Checking Certification. 1-11 - Shahaf Bassan, Guy Amir, Davide Corsi, Idan Refaeli, Guy Katz:
Formally Explaining Neural Networks within Reactive Systems. 1-13 - Peter J. Stuckey:
MiniZinc for Formal Methods. 1 - Mikolas Janota, Nina Narodytska:
The FMCAD 2023 Student Forum. 1-2 - Kuldeep S. Meel:
Distribution Testing: The New Frontier for Formal Methods. 2 - Raya Elsaleh, Guy Katz:
DelBugV: Delta-Debugging Neural Network Verifiers. 34-43 - Joseph Tafese, Isabel Garcia-Contreras, Arie Gurfinkel:
BTOR2MLIR: A Format and Toolchain for Hardware Verification. 55-63 - Shreesha G. Bhat, Kartik Nagar:
Automating Cutoff-based Verification of Distributed Protocols. 75-85 - Iason Marmanis, Viktor Vafeiadis:
Optimal Bounded Partial Order Reduction. 86-91 - Samuel Coward, Emiliano Morini, Bryan Tan, Theo Drane, George A. Constantinides:
Datapath Verification via Word-Level E-Graph Rewriting. 92-100 - Simon Tollec, Mihail Asavoae, Damien Couroussé, Karine Heydemann, Mathieu Jan:
μARCHIFI: Formal Modeling and Verification Strategies for Microarchitectural Fault Injections. 101-109 - Kaki Ryan, Cynthia Sturton:
Sylvia: Countering the Path Explosion Problem in the Symbolic Execution of Hardware Designs. 110-121 - Samuel Pastva, Thomas A. Henzinger:
Binary Decision Diagrams on Modern Hardware. 122-131 - Benjamin Kiesl-Reiter, Michael W. Whalen:
Proofs for Incremental SAT with Inprocessing. 132-140 - Cayden R. Codel, Jeremy Avigad, Marijn J. H. Heule:
Verified Encodings for SAT Solvers. 141-151 - Katalin Fazekas, Aman Goel, Karem A. Sakallah:
SAT-Based Quantified Symmetric Minimization of the Reachable States of Distributed Protocols. 152-161 - Nils Froleyks, Emily Yu, Armin Biere:
BIG Backbones. 162-167 - Yi Zhou, Jay Bosamiya, Yoshiki Takashima, Jessica Li, Marijn Heule, Bryan Parno:
Mariposa: Measuring SMT Instability in Automated Program Verification. 178-188 - Abdalrhman Mohamed, Andrew Reynolds, Clark W. Barrett, Cesare Tinelli:
A Procedure for SyGuS Solution Fitting via Matching and Rewrite Rule Discovery. 189-198 - Amalee Wilson, Andres Nötzli, Andrew Reynolds, Byron Cook, Cesare Tinelli, Clark W. Barrett:
Partitioning Strategies for Distributed SMT Solving. 199-208 - Daniel Larraz, Robert Lorch, Moosa Yahyazadeh, M. Fareed Arif, Omar Chowdhury, Cesare Tinelli:
CRV: Automated Cyber-Resiliency Reasoning for System Design Models. 209-220 - Baoluo Meng, Joyanta Debnath, Sarat Chandra Varanasi, Emmanuel Manoloios, Michael Durling, Saswata Paul, Daniel Prince, Saif Alsabbagh, Richard Haadsma, Craig McMillan, Chi Zhang, Tim Oates:
Towards a Correct-by-Construction Design of Integrated Modular Avionics. 221-227 - Nikson Bernardes Fernandes Ferreira, Mariano M. Moscato, Laura Titolo, Mauricio Ayala-Rincón:
A Provably Correct Floating-Point Implementation of Well Clear Avionics Concepts. 237-246 - Ning Dong, Roberto Guanciale, Mads Dam, Andreas Lööw:
Formal Verification of Correctness and Information Flow Security for an In-Order Pipelined Processor. 247-256 - Kanghee Park, Keith J. C. Johnson, Loris D'Antoni, Thomas W. Reps:
Modular System Synthesis. 257-267 - Adwait Godbole, Leiqi Ye, Yatin A. Manerkar, Sanjit A. Seshia:
Modelling and Verification of Security-Oriented Resource Partitioning Schemes. 268-273 - Kait Lam, Nicholas Coughlin:
Lift-off: Trustworthy ARMv8 semantics from formal specifications. 274-283 - Landon Taylor, Bryant Israelsen, Zhen Zhang:
Cycle and Commute: Rare-Event Probability Verification for Chemical Reaction Networks. 284-293 - Xin Qin, Navid Hashemi, Lars Lindemann, Jyotirmoy V. Deshmukh:
Conformance Testing for Stochastic Cyber-Physical Systems. 294-305 - Manasvi Saxena, Shuang Song, Lui Sha:
MediK: Towards Safe Guideline-based Clinical Decision Support. 306-317
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2025-12-04 22:05 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
