![](https://dblp.dagstuhl.de/img/logo.320x120.png)
![search dblp search dblp](https://dblp.dagstuhl.de/img/search.dark.16x16.png)
![search dblp](https://dblp.dagstuhl.de/img/search.dark.16x16.png)
default search action
3rd FTSCS 2014: Luxembourg
- Cyrille Artho, Peter Csaba Ölveczky:
Formal Techniques for Safety-Critical Systems - Third International Workshop, FTSCS 2014, Luxembourg, November 6-7, 2014. Revised Selected Papers. Communications in Computer and Information Science 476, Springer 2015, ISBN 978-3-319-17580-5 - Klaus Havelund, Rajeev Joshi:
Experience with Rule-Based Analysis of Spacecraft Logs. 1-16 - Thomas Noll
:
Safety, Dependability and Performance Analysis of Aerospace Systems. 17-31 - Syed Ali Asadullah Bukhari
, Faiq Khalid Lodhi
, Osman Hasan
, Muhammad Shafique
, Jörg Henkel:
Formal Verification of Distributed Task Migration for Thermal Management in On-Chip Multi-core Systems Using nuXmv. 32-46 - Georgiana Caltais:
Expression-Based Aliasing for OO-languages. 47-61 - Changil Choe, Univan Ahn, Song Han:
Checking Integral Real-Time Automata for Extended Linear Duration Invariants. 62-75 - Mamoun Filali, Meriem Ouederni, Jean-Baptiste Raclet:
A Normalized Form for FIFO Protocols Traces, Application to the Replay of Mode-based Protocols. 76-92 - Roberto Nardone
, Ugo Gentile
, Adriano Peron, Massimo Benerecetti
, Valeria Vittorini, Stefano Marrone
, Renato De Guglielmo, Nicola Mazzocca
, Luigi Velardi:
Dynamic State Machines for Formalizing Railway Control System Specifications. 93-109 - Dieu-Huong Vu, Yuki Chiba, Kenro Yatake, Toshiaki Aoki
:
Checking the Conformance of a Promela Design to its Formal Specification in Event-B. 110-126 - Jaco Jacobs, Andrew C. Simpson
:
A Formal Model of SysML Blocks Using CSP for Assured Systems Engineering. 127-141 - Timon Kelter, Peter Marwedel:
Parallelism Analysis: Precise WCET Values for Complex Multi-Core Systems. 142-158 - Dominik Klein:
Key-Secrecy of PACE with OTS/CafeOBJ. 159-173 - Frédéric Mallet
, Grygoriy Zholtkevych
:
Coalgebraic Semantic Model for the Clock Constraint Specification Language. 174-188 - Raluca Marinescu, Henrik Kaijser, Marius Mikucionis
, Cristina Seceleanu
, Henrik Lönn, Alexandre David:
Analyzing Industrial Architectural Models by Simulation and Model-Checking. 189-205 - Amira Methni, Matthieu Lemerre, Belgacem Ben Hedia
, Serge Haddad, Kamel Barkaoui:
Specifying and Verifying Concurrent C Programs with TLA+. 206-222 - Linh Vu Hong, Anne E. Haxthausen
, Jan Peleska:
Formal Modeling and Verification of Interlocking Systems Featuring Sequential Release. 223-238 - Haitao Zhang, Toshiaki Aoki
, Yuki Chiba:
A Spin-Based Approach for Checking OSEK/VDX Applications. 239-255
![](https://dblp.dagstuhl.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.