Stop the war!Остановите войну!
for scientists:
default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCID24th HPCA 2018: Vienna, Austria
- IEEE International Symposium on High Performance Computer Architecture, HPCA 2018, Vienna, Austria, February 24-28, 2018. IEEE Computer Society 2018, ISBN 978-1-5386-3659-6
Session 1: Best Paper Session
- Seyed Majid Zahedi, Qiuyun Llull, Benjamin C. Lee:
Amdahl's Law in the Datacenter Era: A Market for Fair Processor Allocation. 1-14 - Yuan Yao
, Zhonghai Lu:
iNPG: Accelerating Critical Section Access with In-network Packet Generation for NoC Based Many-Cores. 15-26 - Yang Hu, Tao Li:
Enabling Efficient Network Service Function Chain Deployment on Heterogeneous Server Platform. 27-39 - Donghyuk Lee, Mike O'Connor, Niladrish Chatterjee:
Reducing Data Transfer Energy by Exploiting Similarity within a Data Transaction. 40-51
Session 2A: Architecture for Neural Network
- Ben Feinberg, Shibo Wang, Engin Ipek:
Making Memristive Neural Network Accelerators Reliable. 52-65 - Mingcong Song, Jiaqi Zhang, Huixiang Chen, Tao Li:
Towards Efficient Microarchitectural Design for Accelerating Unsupervised GAN-Based Deep Learning. 66-77 - Minsoo Rhu, Mike O'Connor, Niladrish Chatterjee, Jeff Pool, Youngeun Kwon, Stephen W. Keckler:
Compressing DMA Engine: Leveraging Activation Sparsity for Training Deep Neural Networks. 78-91 - Mingcong Song, Kan Zhong, Jiaqi Zhang, Yang Hu, Duo Liu, Weigong Zhang, Jing Wang, Tao Li:
In-Situ AI: Towards Autonomous and Incremental Deep Learning for IoT Systems. 92-103
Session 2B: Cache and Memory
- Nosayba El-Sayed, Anurag Mukkara, Po-An Tsai, Harshad Kasture, Xiaosong Ma, Daniel Sánchez:
KPart: A Hybrid Cache Partitioning-Sharing Technique for Commodity Multicores. 104-117 - Tianhao Zheng, Haishan Zhu, Mattan Erez:
SIPT: Speculatively Indexed, Physically Tagged Caches. 118-130 - Mohammad Bakhshalipour, Pejman Lotfi-Kamran, Hamid Sarbazi-Azad:
Domino Temporal Data Prefetcher. 131-142 - Dmitry Knyaginin, Vassilis Papaefstathiou, Per Stenström:
ProFess: A Probabilistic Hybrid Main Memory Management Framework for High Performance and Fairness. 143-155
Session 3A: Security
- Gurunath Kadam, Danfeng Zhang, Adwait Jog:
RCoal: Mitigating GPU Timing Attack via Subwarp-Based Randomized Coalescing Techniques. 156-167 - Fan Yao, Milos Doroslovacki, Guru Venkataramani:
Are Coherence Protocol States Vulnerable to Information Leakage? 168-179 - Yasser Shalabi, Mengjia Yan, Nima Honarmand, Ruby B. Lee, Josep Torrellas:
Record-Replay Architecture as a General Security Framework. 180-193 - Jeremie S. Kim, Minesh Patel, Hasan Hassan, Onur Mutlu:
The DRAM Latency PUF: Quickly Evaluating Physical Unclonable Functions by Exploiting the Latency-Reliability Tradeoff in Modern Commodity DRAM Devices. 194-207
Session 3B: GPU Cache and Memory
- Hongwen Dai, Zhen Lin, Chao Li, Chen Zhao, Fei Wang, Nanning Zheng, Huiyang Zhou:
Accelerate GPU Concurrent Kernel Execution by Mitigating Memory Pipeline Stalls. 208-220 - Akhil Arunkumar, Shin-Ying Lee, Vignesh Soundararajan, Carole-Jean Wu:
LATTE-CC: Latency Tolerance Aware Adaptive Cache Compression Management for Energy Efficient GPUs. 221-234 - Xiaowei Ren, Mieszko Lis:
High-Performance GPU Transactional Memory via Eager Conflict Detection. 235-246 - Haonan Wang, Fan Luo, Mohamed Assem Ibrahim, Onur Kayiran, Adwait Jog:
Efficient and Fair Multi-programming in GPUs via Effective Bandwidth Management. 247-258
Session 4A: Microarchitecture and Benchmark
- Hamid Tabani, José-María Arnau, Jordi Tubella, Antonio González:
A Novel Register Renaming Technique for Out-of-Order Processors. 259-270 - Reena Panda, Shuang Song, Joseph Dean, Lizy K. John:
Wait of a Decade: Did SPEC CPU 2017 Broaden the Performance Horizon? 271-282 - Emilio Castillo, Lluc Alvarez, Miquel Moretó, Marc Casas, Enrique Vallejo, José Luis Bosque, Ramón Beivide, Mateo Valero:
Architectural Support for Task Dependence Management with Flexible Software Scheduling. 283-295 - Magnus Jahre, Lieven Eeckhout:
GDP: Using Dataflow Properties to Accurately Estimate Interference-Free Performance at Runtime. 296-309
Session 4B: Persistent and NVM Memory
- Sihang Liu, Aasheesh Kolli, Jinglei Ren, Samira Manabi Khan:
Crash Consistency in Encrypted Non-volatile Main Memory Systems. 310-323 - Dongliang Xue, Chao Li, Linpeng Huang, Chentao Wu, Tianyou Li:
Adaptive Memory Fusion: Towards Transparent, Agile Integration of Persistent Memory. 324-335 - Matheus Ogleari, Ethan L. Miller, Jishen Zhao:
Steal but No Force: Efficient Hardware Undo+Redo Logging for Persistent Memory Systems. 336-349 - Seyed Mohammad Seyedzadeh, Alex K. Jones, Rami G. Melhem:
Enabling Fine-Grain Restricted Coset Coding Through Word-Level Compression for PCM. 350-361
Session 5A: GPU
- Chenhao Xie, Xin Fu, Shuaiwen Song:
Perception-Oriented 3D Rendering Approximation for Modern Graphics Processors. 362-374 - Ahmed ElTantawy, Tor M. Aamodt:
Warp Scheduling for Fine-Grained Synchronization. 375-388 - Keunsoo Kim, Won Woo Ro:
WIR: Warp Instruction Reuse to Minimize Repeated Computations in GPUs. 389-402 - Abdulaziz Tabbakh, Xuehai Qian, Murali Annavaram:
G-TSC: Timestamp Based Coherence for GPUs. 403-415
Session 5B: Secure Memory
- Rujia Wang, Youtao Zhang, Jun Yang:
D-ORAM: Path-ORAM Delegation for Low Execution Interference on Cloud Servers with Untrusted Memory. 416-427 - Ali Shafiee, Rajeev Balasubramonian, Mohit Tiwari, Feifei Li:
Secure DIMM: Moving ORAM Primitives Closer to Memory. 428-440 - Yuming Wu, Yutao Liu, Ruifeng Liu, Haibo Chen, Binyu Zang, Haibing Guan:
Comprehensive VM Protection Against Untrusted Hypervisor Through Retrofitted AMD Memory Encryption. 441-453 - Gururaj Saileshwar, Prashant J. Nair, Prakash Ramrakhyani, Wendy Elsasser, Moinuddin K. Qureshi:
SYNERGY: Rethinking Secure-Memory Design for Error-Correcting Memories. 454-465
Session 6A: Novel Architecture
- Saptadeep Pal, Daniel Petrisko, Adeel Ahmad Bajwa, Puneet Gupta, Subramanian S. Iyer, Rakesh Kumar:
A Case for Packageless Processors. 466-479 - Scott Van Winkle, Avinash Karanth Kodi, Razvan C. Bunescu, Ahmed Louri:
Extending the Power-Efficiency and Performance of Photonic Interconnects for Heterogeneous Multicores with Machine Learning. 480-491 - Fawaz Alazemi, Arash AziziMazreah, Bella Bose, Lizhong Chen:
Routerless Network-on-Chip. 492-503 - Yixin Luo, Saugata Ghose, Yu Cai, Erich F. Haratsch, Onur Mutlu:
HeatWatch: Improving 3D NAND Flash Memory Device Reliability by Exploiting Self-Recovery and Temperature Awareness. 504-517
Session 6B: In-memory Computing
- Peng Wang, Shuo Li, Guangyu Sun, Xiaoyang Wang, Yiran Chen, Hai Li, Jason Cong, Nong Xiao, Tao Zhang:
RC-NVM: Enabling Symmetric Row and Column Memory Accesses for In-memory Databases. 518-530 - Linghao Song, Youwei Zhuo, Xuehai Qian, Hai Helen Li, Yiran Chen:
GraphR: Accelerating Graph Processing Using ReRAM. 531-543 - Mingxing Zhang, Youwei Zhuo, Chao Wang, Mingyu Gao, Yongwei Wu, Kang Chen, Christos Kozyrakis, Xuehai Qian:
GraphP: Reducing Communication for PIM-Based Graph Processing with Efficient Data Partition. 544-557 - Chao Zhang, Tong Meng, Guangyu Sun:
PM3: Power Modeling and Power Management for Processing-in-Memory. 558-570
Session 7A: Industry Track
- Alex Gendler, Arkady Bramnik, Ariel Szapiro, Yiannakis Sazeides:
Don't Correct the Tags in a Cache, Just Check Their Hamming Distance from the Lookup Tag. 571-582 - Manish Gupta, Vilas Sridharan, David Roberts, Andreas Prodromou, Ashish Venkat, Dean M. Tullsen, Rajesh K. Gupta:
Reliability-Aware Data Placement for Heterogeneous Memory Architecture. 583-595 - Dongrui Fan, Wenming Li, Xiaochun Ye, Da Wang, Hao Zhang, Zhimin Tang, Ninghui Sun:
SmarCo: An Efficient Many-Core Processor for High-Throughput Applications in Datacenters. 596-607 - Anthony Gutierrez, Bradford M. Beckmann, Alexandru Dutu, Joseph Gross, Michael LeBeane, John Kalamatianos, Onur Kayiran, Matthew Poremba, Brandon Potter, Sooraj Puthoor, Matthew D. Sinclair, Mark Wyse, Jieming Yin, Xianwei Zhang, Akshay Jain, Timothy G. Rogers:
Lost in Abstraction: Pitfalls of Analyzing GPUs at the Intermediate Language Level. 608-619
Session 7B: Best of CAL Session 8A: Industry Track (Applications)
- Kim M. Hazelwood, Sarah Bird, David M. Brooks, Soumith Chintala, Utku Diril, Dmytro Dzhulgakov, Mohamed Fawzy, Bill Jia, Yangqing Jia, Aditya Kalro, James Law, Kevin Lee, Jason Lu, Pieter Noordhuis, Misha Smelyanskiy, Liang Xiong, Xiaodong Wang:
Applied Machine Learning at Facebook: A Datacenter Infrastructure Perspective. 620-629 - Daniel Richins, Tahrina Ahmed, Russell M. Clapp, Vijay Janapa Reddi:
Amdahl's Law in Big Data Analytics: Alive and Kicking in TPCx-BB (BigBench). 630-642 - Grant Ayers, Jung Ho Ahn, Christos Kozyrakis, Parthasarathy Ranganathan:
Memory Hierarchy for Web Search. 643-656 - Rathijit Sen, Karthik Ramachandra:
Characterizing Resource Sensitivity of Database Workloads. 657-669
Session 8B: Memory
- Sangkug Lym, Heonjae Ha, Yongkee Kwon, Chun-Kai Chang, Jungrae Kim, Mattan Erez:
ERUCA: Efficient DRAM Resource Utilization and Resource Conflict Avoidance for Memory System Parallelism. 670-682 - Seong-Lyong Gong, Jungrae Kim, Sangkug Lym, Michael B. Sullivan, Howard David, Mattan Erez:
DUO: Exposing On-Chip Redundancy to Rank-Level ECC for High Reliability. 683-695 - Sriseshan Srikanth, Paul G. Rabbat, Eric R. Hein, Bobin Deng, Thomas M. Conte, Erik DeBenedictis, Jeanine E. Cook, Michael P. Frank:
Memory System Design for Ultra Low Power, Computationally Error Resilient Processor Microarchitectures. 696-709 - Naveen Vedula, Arrvindh Shriraman, Snehasish Kumar, William N. Sumner:
NACHOS: Software-Driven Hardware-Assisted Memory Disambiguation for Accelerators. 710-723
Session 9A: Accelerators
- Subhankar Pal, Jonathan Beaumont, Dong-Hyeon Park, Aporva Amarnath, Siying Feng, Chaitali Chakrabarti, Hun-Seok Kim, David T. Blaauw, Trevor N. Mudge, Ronald G. Dreslinski:
OuterSPACE: An Outer Product Based Sparse Matrix Multiplication Accelerator. 724-736 - Chunkun Bo, Vinh Dang, Elaheh Sadredini, Kevin Skadron:
Searching for Potential gRNA Off-Target Sites for CRISPR/Cas9 Using Automata Processing Across Different Platforms. 737-748 - Jack Wadden, Kevin Angstadt, Kevin Skadron:
Characterizing and Mitigating Output Reporting Bottlenecks in Spatial Automata Processing Architectures. 749-761
Session 9B: Power
- Michael McKeown, Alexey Lavrov, Mohammad Shahrad, Paul J. Jackson, Yaosheng Fu, Jonathan Balkind, Tri Minh Nguyen, Katie Lim, Yanqi Zhou, David Wentzlaff:
Power and Energy Characterization of an Open Source 25-Core Manycore Processor. 762-775 - Mohammad A. Islam, Xiaoqi Ren, Shaolei Ren, Adam Wierman:
A Spot Capacity Market to Increase Power Infrastructure Utilization in Multi-tenant Data Centers. 776-788 - João Guerreiro, Aleksandar Ilic, Nuno Roma, Pedro Tomás:
GPGPU Power Modeling for Multi-domain Voltage-Frequency Scaling. 789-800
a service of 
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-08-17 23:28 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
