default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDISPASS 2012: New Brunswick, NJ, USA
- Rajeev Balasubramonian, Vijayalakshmi Srinivasan:
2012 IEEE International Symposium on Performance Analysis of Systems & Software, New Brunswick, NJ, USA, April 1-3, 2012. IEEE Computer Society 2012, ISBN 978-1-4673-1143-4
Keynote I
- Mazda Marvasti:
Keynote: Systems management in the age of cloud. 1
Best Paper Nominees
- Wenhao Jia, Kelly A. Shaw, Margaret Martonosi:
Stargazer: Automated regression-based GPU design space exploration. 2-13 - Maximilien Breughe, Stijn Eyerman, Lieven Eeckhout:
A mechanistic performance model for superscalar in-order processors. 14-24 - Magnus Själander
, Sally A. McKee, Peter Brauer, David Engdal, András Vajda:
An LTE Uplink Receiver PHY benchmark and subframe-based power management. 25-34 - David Meisner, Junjie Wu, Thomas F. Wenisch:
BigHouse: A simulation infrastructure for data center systems. 35-45
Tools
- Licheng Chen, Zehan Cui, Yungang Bao, Mingyu Chen, Yongbing Huang, Guangming Tan:
A lightweight hybrid hardware/software approach for object-relative memory profiling. 46-57 - Naila Farooqui, Andrew Kerr, Greg Eisenhauer, Karsten Schwan, Sudhakar Yalamanchili:
Lynx: A dynamic instrumentation system for data-parallel applications on GPGPU architectures. 58-67 - Will Simoneau, Resit Sendag:
An FPGA-based multi-core platform for testing and analysis of architectural techniques. 68-77
Characterization and Optimizations for Emerging Architectures
- Ehsan Totoni, Babak Behzad, Swapnil Ghike, Josep Torrellas:
Comparing the power and performance of Intel's SCC to state-of-the-art CPUs and GPUs. 78-87 - Tayler H. Hetherington, Timothy G. Rogers, Lisa Hsu, Mike O'Connor, Tor M. Aamodt:
Characterizing and evaluating a key-value store application on heterogeneous CPU-GPU systems. 88-98 - Yu-Ju Hong, Jiachen Xue, Mithuna Thottethodi:
Selective commitment and selective margin: Techniques to minimize cost in an IaaS cloud. 99-109
Poster Session
- Govind Sreekar Shenoy, Jordi Tubella, Antonio González:
Exploiting temporal locality in network traffic using commodity multi-cores. 110-111 - Muhammad Faisal Iqbal, Lizy K. John:
Power and performance analysis of network traffic prediction techniques. 112-113 - Po-Han Wang, Chien-Wei Lo, Chia-Lin Yang, Yu-Jung Cheng:
A cycle-level SIMT-GPU simulation framework. 114-115 - David Eklov, Nikos Nikoleris, David Black-Schaffer, Erik Hagersten:
Bandwidth bandit: Understanding memory contention. 116-117 - Parijat Dube, Michael Tsao, Li Zhang, Alan Bivens:
Performance modeling and characterization of large last level caches. 118-119 - Vlasia Anagnostopoulou, Martin Dimitrov, Kshitij A. Doshi:
SLA-guided energy savings for enterprise servers. 120-121 - Md. Wasi-ur-Rahman, Jian Huang, Jithin Jose, Xiangyong Ouyang, Hao Wang, Nusrat S. Islam, Hari Subramoni, Chet Murthy, Dhabaleswar K. Panda:
Understanding the communication characteristics in HBase: What are the fundamental bottlenecks? 122-123
Keynote II
- Margaret Martonosi:
Keynote: Parallelism, heterogeneity, communication: Emerging challenges for performance analysis. 124
Performance Analysis of Multi-Threading
- Anil Krishna, Ahmad Samih, Yan Solihin:
Data sharing in multi-threaded applications and its impact on chip design. 125-134 - Ryan W. Moore, Bruce R. Childers:
Using utility prediction models to dynamically choose program thread counts. 135-144 - Stijn Eyerman, Kristof Du Bois, Lieven Eeckhout:
Speedup stacks: Identifying scaling bottlenecks in multi-threaded applications. 145-155 - Wei Wang, Tanima Dey, Jason Mars, Lingjia Tang, Jack W. Davidson, Mary Lou Soffa:
Performance analysis of thread mappings with a holistic view of the hardware resources. 156-167
Modeling and Simulation Methodology
- Wei Zang, Ann Gordon-Ross:
A single-pass cache simulation methodology for two-level unified caches. 168-177 - Asif Khan, Muralidaran Vijayaraghavan, Silas Boyd-Wickizer, Arvind:
Fast and cycle-accurate modeling of a multicore processor. 178-187 - Brandon H. Dwiel, Niket Kumar Choudhary, Eric Rotenberg:
FPGA modeling of diverse superscalar processors. 188-199
Application Characterization and Acceleration
- Sai Rahul Chalamalasetti, Martin Margala, Wim Vanderbauwhede, Mitch Wright, Parthasarathy Ranganathan:
Evaluating FPGA-acceleration for real-time unstructured search. 200-209 - Paul Berube, José Nelson Amaral:
Combined profiling: A methodology to capture varied program behavior across multiple inputs. 210-220 - Devesh Tiwari, Yan Solihin:
Architectural characterization and similarity analysis of sunspider and Google's V8 Javascript benchmarks. 221-232
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2025-12-04 01:24 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
