default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCID12th PMBS 2021, St. Louis, MO, USA
- 2021 International Workshop on Performance Modeling, Benchmarking and Simulation of High Performance Computer Systems (PMBS 2021), St. Louis, MO, USA, November 15, 2021. IEEE 2021, ISBN 978-1-6654-1118-9
- Felippe Vieira Zacarias, Paul M. Carpenter, Vinicius Petrucci:
Memory Demands in Disaggregated HPC: How Accurate Do We Need to Be? 1-6 - Khaled Z. Ibrahim, Tan Nguyen, Hai Ah Nam, Wahid Bhimji
, Steven Farrell, Leonid Oliker, Michael Rowan, Nicholas J. Wright, Samuel Williams:
Architectural Requirements for Deep Learning Workloads in HPC Environments. 7-17 - Lilia Zaourar, Mohamed Benazouz, Ayoub Mouhagir, Fatma Jebali, Tanguy Sassolas, Jean-Christophe Weill, Carlos Falquez, Nam Ho, Dirk Pleiter, Antoni Portero, Estela Suarez, Polydoros Petrakis, Vassilis Papaefstathiou, Manolis Marazakis, Milan Radulovic, Francesc Martínez, Adrià Armejach, Marc Casas, Alejandro Nocua, Romain Dolbeau:
Multilevel simulation-based co-design of next generation HPC microprocessors. 18-29 - Amanda S. Dufek, Jack R. Deslippe, Paul T. Lin, Charlene J. Yang, Brandon G. Cook, Jonathan Madsen:
An Extended Roofline Performance Model with PCI-E and Network Ceilings. 30-39 - Neil McGlohon, Christopher D. Carothers, K. Scott Hemmert, Michael J. Levenhagen, Kevin A. Brown, Sudheer Chunduri, Robert B. Ross:
Exploration of Congestion Control Techniques on Dragonfly-class HPC Networks Through Simulation. 40-50 - Sridutt Bhalachandra, Brian Austin, Nicholas J. Wright:
Understanding power variation and its implications on performance optimization on the Cori supercomputer. 51-62 - Ryuichi Sai, John M. Mellor-Crummey, Xiaozhu Meng, Mauricio Araya-Polo, Jie Meng:
Using the Semi-Stencil Algorithm to Accelerate High-Order Stencils on GPUs. 63-68 - Sascha Hunold, Jordy I. Ajanohoun, Alexandra Carpen-Amarie:
MicroBench Maker: Reproduce, Reuse, Improve. 69-74 - Brian J. Gravelle, William David Nystrom, Dewi Yokelson, Boyana Norris:
Enabling Cache Aware Roofline analysis with Portable Hardware Counter Metrics. 75-81 - Jaehoon Koo, Prasanna Balaprakash, Michael Kruse, Xingfu Wu, Paul D. Hovland, Mary W. Hall:
Customized Monte Carlo Tree Search for LLVM/Polly's Composable Loop Optimization Transformations. 82-93 - Wei-Chen Lin, Simon McIntosh-Smith:
Comparing Julia to Performance Portable Parallel Programming Models for HPC. 94-105 - Floris-Jan Willemsen, Rob van Nieuwpoort, Ben van Werkhoven:
Bayesian Optimization for auto-tuning GPU kernels. 106-117 - Nicolas Denoyelle, Swann Perarnau, Brice Videau, Pete Beckman, Emmanuel Jeannot:
Narrowing the Search Space of Applications Mapping on Hierarchical Topologies. 118-128
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2025-12-05 22:21 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
