default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCID22nd VDAT 2018: Madurai, India
- S. Rajaram, N. B. Balamurugan, D. Gracia Nirmala Rani
, Virendra Singh:
VLSI Design and Test - 22nd International Symposium, VDAT 2018, Madurai, India, June 28-30, 2018, Revised Selected Papers. Communications in Computer and Information Science 892, Springer 2019, ISBN 978-981-13-5949-1
Digital Design
- M. Mohamed Asan Basiri, Sandeep K. Shukla:
Efficient Hardware-Software Codesigns of AES Encryptor and RS-BCH Encoder. 3-15 - Abhimanniu Raveendran, Sanjay B. Dhok, Rajendra M. Patrikar:
High Level Synthesis and Implementation of Cryptographic Algorithm in AHIR Platform. 16-27 - S. Kala, Babita R. Jose, Debdeep Paul, Jimson Mathew:
A Hardware Accelerator for Convolutional Neural Network Using Fast Fourier Transform. 28-36 - Rahul Shrestha, Ashutosh Sharma:
Reconfigurable VLSI-Architecture of Multi-radix Maximum-A-Posteriori Decoder for New Generation of Wireless Devices. 37-48 - Shantanu Agarwal, G. Harish, S. Balamurugan, R. Marimuthu:
Design of High Speed 5: 2 and 7: 2 Compressor Using Nanomagnetic Logic. 49-60 - M. Priyadharshni, Sundaram Kumaravel:
A Comparative Exploration About Approximate Full Adders for Error Tolerant Applications. 61-74
Analog and Mixed Signal Design
- Nishtha Wadhwa, Pydi Ganga Bahubalindruni, Sujay Deb:
A PVT Insensitive Low-Power Differential Ring Oscillator. 77-87 - Prateek Gupta, Shubham Kumar, Zia Abbas:
Optimal Transistor Sizing of Full-Adder Block to Reduce Standby Leakage Power. 88-99 - Rajasekhar Nagulapalli, Khaled Hayatleh, Steve Barker, Saddam Zourob, Nabil Yassine, B. Naresh Kumar Reddy:
A 31 ppm/° C Pure CMOS Bandgap Reference by Exploiting Beta-Multiplier. 100-108 - Vineysarathi Kokkula, Akash Joshi, Raghavendra B. Deshmukh:
Supply and Temperature Independent Voltage Reference Circuit in Subthreshold Region. 109-120 - P. Priyanka, G. K. Nisarga, S. Raghuram:
CMOS Implementations of Rectified Linear Activation Function. 121-129 - Ashfakh Ali, Arpan Jain, Zia Abbas:
Voltage Level Adapter Design for High Voltage Swing Applications in CMOS Differential Amplifier. 130-139 - I. Stefigraf, S. Rajaram:
Layout Design of X-Band Low Noise Amplifier for Radar Applications. 140-156
Hardware Security
- P. Saravanan, Babu M. Mehtre:
A Novel Approach to Detect Hardware Malware Using Hamming Weight Model and One Class Support Vector Machine. 159-172 - Tapobrata Dhar, Surajit Kumar Roy, Chandan Giri:
Detecting Hardware Trojans by Reducing Rarity of Transitions in ICs. 173-185 - Sree Ranjani Rajendran, M. Nirmala Devi:
Enhanced Logical Locking for a Secured Hardware IP Against Key-Guessing Attacks. 186-197 - Krishnendu Guha, Debasri Saha, Amlan Chakrabarti:
SARP: Self Aware Runtime Protection Against Integrity Attacks of Hardware Trojans. 198-209 - Jai Gopal Pandey, Tarun Goel, Mausam Nayak, Chhavi Mitharwal, Sajid Khan, Santosh Kumar Vishvakarma, Abhijit Karmakar, Raj Singh:
A VLSI Architecture for the PRESENT Block Cipher with FPGA and ASIC Implementations. 210-220 - Ravi Kashyap, Twinkle Verma, Priyanka Kwatra, Sidhartha Sankar Rout:
Efficient Data Compression Scheme for Secured Application Needs. 221-230
Micro Bio-fluidics
- Amol Morankar, Rajendra M. Patrikar:
Effective Method for Temperature Compensation in Dual Band Metal MEMS Resonator. 233-241 - Jyotiranjan Swain, Sumanta Pyne:
Deadlock Detection in Digital Microfluidics Biochip Droplet Routing. 242-253 - Sandeep Singh Chauhan, Niharika J, M. M. Joglekar, Sanjeev Kumar Manhas:
Fabrication of Molybdenum MEMs Structures Using Dry and Wet Etching. 254-263 - Jagriti Srivastava, Rajendra M. Patrikar:
Continuous Flow Microfluidic Channel Design for Blood Plasma Separation. 264-277 - Khuushi, Vanadana Jain, Rajendra M. Patrikar, Raghavendra B. Deshmukh:
Real Time Mixing Index Measurement of Microchannels Using OpenCV. 278-284 - Sagar B. Dhule, Vasu Pulijala:
Novel RF MEMS Capacitive Switch for Lower Actuation Voltage. 285-294
VLSI Testing
- Jayesh Popat, Usha Mehta:
A Novel Countermeasure Against Differential Scan Attack in AES Algorithm. 297-309 - Tanusree Kaibartta, Debesh Kumar Das:
Optimization of Test Wrapper Length for TSV Based 3D SOCs Using a Heuristic Approach. 310-321 - Mrinal Goswami, Govind Raj, Aron Narzary, Bibhash Sen:
A Methodology to Design Online Testable Reversible Circuits. 322-334 - Naga Raghuram CH, D. Manohar Reddy, Puli Kishore Kumar, Gaurav Kaushal:
Robust SRAM Cell Development for Single-Event Multiple Effects. 335-347 - Dubakula Ketavanya, Anand D. Darji:
Automation of Timing Quality Checks and Optimization. 348-356
Analog Circuits and Devices
- Nishtha Rai, Vaibhav Agarwal, Nishtha Wadhwa, Bhawna Tiwari, Pydi Ganga Bahubalindruni:
Temperature Insensitive Low-Power Ring Oscillator Using only n-type Transistors. 359-369 - Suprateek Shukla, Bhawna Tiwari, Nishtha Wadhwa, Pydi Ganga Bahubalindruni, Pedro Barquinha:
Low-Power Switched Operational Amplifier Using a-InGaZnO TFTs. 370-379 - Preeti Singh, Vandana Kumari, Manoj Saxena, Mridula Gupta:
Threshold Voltage Investigation of Recessed Dual-Gate MISHEMT: Simulation Study. 380-393 - Zia Abbas, Andleeb Zahra, Mauro Olivieri:
LEADER: Leakage Currents Estimation Technique for Aging Degradation Aware 16 nm CMOS Circuits. 394-407 - Srishti, Jasmeet Kaur:
Performance Optimization of FinFET Configurations at 14 nm Technology Using ANN-PSO. 408-417 - Balkrishna Choubey, Vijay Rao Kumbhare, Manoj Kumar Majumder:
Performance Analysis of Graphene Based Optical Interconnect at Nanoscale Technology. 418-429
Network-on-Chip
- Ajay Khare, Chinmay Patil, Manikanta Nallamalli, Santanu Chattopadhyay:
Heuristic Driven Genetic Algorithm for Priority Assignment of Real-Time Communications in NoC. 433-445 - Monil Shah, Mohit Upadhyay, P. Veda Bhanu, Soumya J., Linga Reddy Cenkeramaddi:
A Novel Fault-Tolerant Routing Algorithm for Mesh-of-Tree Based Network-on-Chips. 446-459 - K. S. Midhula, Sarath Babu, John Jose, Sangeetha Jose:
Performance Enhancement of NoCs Using Single Cycle Deflection Routers and Adaptive Priority Schemes. 460-472 - Ashish Sharma, Manish Tailor, Lava Bhargava, Manoj Singh Gaur:
3D LBDR: Logic-Based Distributed Routing for 3D NoC. 473-482 - Amit Rathod, Rajesh Amratlal Thakker:
Parameter Extraction of PSP MOSFET Model Using Particle Swarm Optimization - SoC Approach. 483-494 - Akshay B. P., Ganesh K. M., Thippeswamy D. R., Vishnu S. Bhat, Anitha Vijayakumar, Ananda Y. R., John Jose:
Implementation of a Novel Fault Tolerant Routing Technique for Mesh Network on Chip. 495-506
Memory
- Keerthi Sagar Kokkiligadda, Yogendra Gupta, Lava Bhargava:
Efficient and Failure Aware ECC for STT-MRAM Cache Memory. 509-520 - T. S. Manivannan, Meena Srinivasan:
A Novel Design Approach to Implement Multi-port Register Files Using Pulsed-Latches. 521-537 - Vinay Gupta, Pratiksha Shukla, Manisha Pattanaik:
Low Leakage Noise Tolerant 10T SRAM Cell. 538-550 - Vishal Sharma, Pranshu Bisht, Abhishek Dalal, Shailesh Singh Chouhan, H. S. Jattana, Santosh Kumar Vishvakarma:
A Write-Improved Half-Select-Free Low-Power 11T Subthreshold SRAM with Double Adjacent Error Correction for FPGA-LUT Design. 551-564 - Pratiksha Shukla, Vinay Gupta, Manisha Pattanaik:
Low Leakage Read Write Enhanced 9T SRAM Cell. 565-577 - H. Sribhuvaneshwari, K. Suthendran:
A Novel March C2RR Algorithm for Nanoelectronic Resistive Random Access Memory (RRAM) Testing. 578-589
Quantum Computing and NoC
- Anirban Bhattacharjee, Chandan Bandyopadhyay, Laxmidhar Biswal, Hafizur Rahaman:
A Heuristic Qubit Placement Strategy for Nearest Neighbor Realization in 2D Architecture. 593-605 - Laxmidhar Biswal, Anirban Bhattacharjee, Rakesh Das, Gopinath Thirunavukarasu, Hafizur Rahaman:
Quantum Domain Design of Clifford+T-Based Bidirectional Barrel Shifter. 606-618 - Ajay S, Satya Sai Krishna Mohan G, Shashank S Rao, Sujay B Shaunak, Krutthika H. K, Ananda Y. R., John Jose:
Source Hotspot Management in a Mesh Network on Chip. 619-630 - B. Naresh Kumar Reddy, Sireesha:
An Energy-Efficient Core Mapping Algorithm on Network on Chip (NoC). 631-640
Sensors and Interfaces
- T. Pravinraj, Rajendra M. Patrikar:
Fabrication and LBM-Modeling of Directional Fluid Transport on Low-Cost Electro-Osmotic Flow Device. 643-656 - Chintanika Chothani, Biswajit Mishra:
Fully Digital, Low Energy Capacitive Sensor Interface with an Auto-calibration Unit. 657-669 - Arindam Sinharay, Subrata Das, Pranab Roy, Hafizur Rahaman:
An Angular Steiner Tree Based Global Routing Algorithm for Graphene Nanoribbon Circuit. 670-681 - Ammu Lakshmy Rajesh, Sanket V. Kadam, Rajendra M. Patrikar:
A Complete Hardware Advent on IEEE 802.15.4 Based Mac Layer and a Comparison with Open-ZB. 682-694 - G. Gifta, D. Gracia Nirmala Rani, Nifasath Farhana, R. Archana:
Design of CMOS Based Biosensor for Implantable Medical Devices. 695-704 - Saket Thool, Raghavendra B. Deshmukh, Rajendra M. Patrikar:
Design and Fabrication of Versatile Low Power Wireless Sensor Nodes for IoT Applications. 705-719
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2026-01-10 00:21 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
