default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDIntegration, Volume 106
Volume 106, 2026
- Xiaohang Wang
, Ge Cao, Yiming Zhao, Yingtao Jiang, Amit Kumar Singh, Mei Yang, Liang Wang, Yinhe Han, Fen Guo:
Online detection of hardware Trojan enabled packet tampering attack on network-on-chip: A Bayesian approach. 102506 - Parthibaraj Anguraj, Krishnan Thiruvenkadam:
Implementation of imprecise multipliers using 2-bit adder for image processing. 102510 - Chinni Prabhunath G, Ambika Prasad Shah:
Fredkin Gate-based Arbiter PUF design through challenge obfuscation using garbage outputs. 102531 - Wanzheng Weng, Pingqiang Zhou:
RapidPnR: Accelerating the physical design for FPGAs via design-level parallelism. 102532 - Jianhao Cao, Hao Cai, Ning Xu:
Multi-agent based minimal-layer via routing algorithm for PCB design. 102533 - Priyajit Mukherjee, Sayani Ghosh, Hafizur Rahaman, Santanu Chattopadhyay:
Thermal and Congestion-aware Deadlock-free Application-specific Novel Halted Routing Strategy in 3D NoCs. 102534 - Jun-Da Chen, Liang-Chung Shen:
An S to Ku band wideband low-voltage low-power up-conversion mixer in 0.18-μm CMOS technology. 102536 - Nitish Kumar, Aakif Nehal, Aditya Vikram Singh, Kavindra Kandpal, Manish Goswami:
Efficient, reliable, and secure PUF architecture with temperature invariance and ML attack resilience. 102538 - Arockia Twinkle J, R. Srinivasan, Premanand Venkatesh Chandramani:
Optimization of fourth order noise transfer function using PSO algorithm for delta sigma modulator. 102539 - Ritu Ranjan, Sanjoy Mandal:
Design of electronic system for linearization of sinusoidal characteristics of cascaded tunneling magneto-resistance sensor. 102540 - Zhengyi Hou, Luyao Shi, Yan Qiao, Bi Wang, Bi Wu, Lirida Naviner, Zhaohao Wang:
A quality-configurable approximate cache design based on NAND-like SOT MRAM with high energy efficiency. 102541 - Djaballah Merouane, Ayat Louiza, Rabah Ouchikh, Azzaz Mohammed Salah:
High-performance OTFS transmitter on FPGA: A hybrid HLS/VHDL design. 102542 - Cong Wang, Zeming Chen, Shanshi Huang:
MICSim: A modular pre-circuit simulator for mixed-signal compute-in-memory accelerators in CNNs and transformers. 102543 - Shareefa Fairoose P., Ashutosh Mishra:
An efficient architecture of truncated booth multiplier for AI application. 102544 - Xin Xiong, Hongjian Zhou, Pingqiang Zhou:
Few-shot learning GNN-EQL model with gm/ID method for analog integrated circuit design. 102551 - Yongqiang Zhang, Jiao Qin, Xin Cheng, Guangjun Xie:
High accurate approximate adders using hybrid gates. 102552 - Shaohui Yan, Weitao Hu, Zihao Guo:
Weak signal detection and circuit implementation based on a novel 3D chaotic synchronization system. 102553 - Rim Amdouni, Mahdi Madani, Mohamed Ali Hajjaji, El-Bay Bourennane, Mohamed Atri:
Hardware implementation of a novel chaos-based cryptosystem for secure image transmission. 102554 - Mehmet Ziya Hosbas, Berkay Emin, Akif Akgül, Firat Kaçar:
True random number generator design based on the fractional-order Sprott H chaotic system with statistical validation. 102555 - Tolga Yucehan, Erkan Yüce, Shahram Minaei, Costas Psychalinos:
A lossless floating capacitance multiplier based on the single DDCC-. 102560 - Shize Zhou, Wenjie Fan, Siyue Li, Yongqi Xue, Shiping Li, Songfeng Deng, Jinlun Ji, Tong Cheng, Xinyu Wang, Li Li, Yuxiang Fu:
An Adaptive Congestion-aware Approximate Communication (ACAC) scheme and implementation for Network-on-Chip systems. 102561 - Jiyuan Liu, Baoping Wang, Yongming Tang, He Li:
Fine-grained data integration for high throughput and bandwidth-efficient computation on FPGAs. 102563 - Zhenju Wang, Cong Wang, Ping Ma, Hongli Zhang, Shaohua Zhang:
Cross-channel image chain scrambling encryption algorithm using two memristor-based twin multi-scroll hyperchaotic systems. 102564 - Meeniga Srikanth Reddy, Debanjali Nath, Debajit Deb:
Power Gated-SRAM and novel header-footer multiplexer based ultra low power Look-Up Table design. 102566 - Hongyu Zhao, Yunhao Hu, Zhuomin Chai, Peng Wei, Shupei He, Wei Liu:
An analytical approach and fine-tuning strategy for PCB placement optimization. 102567 - Theivanathan G, Murukesh C:
Leveraging asynchronous quantum secretary bird Generative propagation adversarial attention networks for FIR filter design in ECG applications. 102569 - Mariam Maurice, Rich Edelman, Mohamed Dessouky, Ashraf Salem:
Enhanced functional verification models that ensure the full functionality of an A-PLL device. 102520 - K. Yogeshwaran, S. Suresh:
Design of dynamic prairie dog optimization based variable length conditional counter enabled multiplier with improved slack time and power. 102535 - Runze Lan, Yumeng Wang, Tianxing Xia, Liandong Lin:
Dynamical analysis and FPGA implementation of a memristive non-Hamiltonian conservative hyperchaotic system with extreme multistability. 102565 - Nedra Jarray, Majdi Elhajji, Abdelkrim Zitouni:
Low-cost compression architecture based on extended DCT algorithm. 102568 - M. Maria Rubiston, B. R. Tapas Bapu, Radhika Rajendran, R. Anitha:
Nadam optimized deep self-guided clustering dual-domain attention network security framework for reliable detection of malicious modules in VLSI circuits. 102570 - Yuhang Lu, Huimin Liu:
Low power current-mode hybrid computing architecture signal processing circuit. 102571 - Muhammad Zohaib, Nima Jafari Navimipour, Mehmet Timur Aydemir, Seyed-Sajad Ahmadpour:
Novel designs of fault-tolerant nano-scale circuits for digital signal processing using quantum dot technology. 102572 - Hang Shu, Pengfei Liao, Yong Tao, Wensuo Chen:
A PSRR enhanced capacitorless LDO with gate capacitance cancellation technique. 102573 - Anish Paul, Siya Sharma, Kulbhushan Sharma:
Design of a soft error resilient 13T SRAM architecture for radiation-prone environments in FinFET 18 nm technology. 102574 - Bingli Liu, Jiarong Wu, Liping Luo, Chunming Wen, Weilin Wu, Hailong Ma:
Cross-regulation characteristics of non-ideal single-inductor dual-output buck converter with voltage controlled. 102575 - Shashi Prakash, Mayank Srivastava, Mrutyunjay Rout:
A new circuit configuration for emulating charge/flux controlled memelements. 102576 - Yijin Liu, Qiang Lai, Huangtao Wang, Yongxian Zhang:
Dynamical analysis and secure communication application of parameter-controlled multiscroll attractors in memristive chaotic system. 102577 - Ramzi Ayadi, Med Lassaad Kaddachi, Yassine Bouteraa:
Hybrid GACO approach for optimized floorplanning in partially reconfigurable FPGAs. 102578 - Chenkai Zhang, Huibin Wang, Yiyan Zhang, Chunyan Ma:
Dynamics analysis of 3D hyperchaotic map based on discrete Hopfield neural network coupled discrete cosine memristor. 102579 - Qiyao He, Zhang Hu, Yinshui Xia, Lunyao Wang, Zhufei Chu:
Enhancing logic optimization of Alliance tool based on directed acyclic graphs. 102580 - Xingqi Yue, Lang Li, Qingling Song:
HDHL: A hybrid GSP lightweight block cipher with two-round high diffusion. 102581 - Yuehong Gong, Min Luo, Chenxu Wang, Shanqiang Yang:
Double-node-upset-hardened full-subtractor applying MTJ for the high energy physics experiments. 102582 - Chenlin Shi, Tongxin Yang, Ryota Shioya, Hayato Yamaki, Hiroki Honda, Shinobu Miwa:
A comprehensive analysis of the impact of sub 10-nm CNFET technology on 64-bit parallel prefix adders and 32-bit matrix multiply units. 102583 - Xiaosong Wang, Qisheng Zhang, Yu Zhang:
Design of an output-capacitorless low-dropout regulator with high-pass feed-forward compensation. 102584 - Mahendra Rathor:
EASY: Exploring zero-cost watermarking using voice image features for hardware security. 102585 - Abdol Rasool Ghasemi, Hamed Aminzadeh:
A modified Tow-Thomas G-C filter with enhanced linearity. 102587 - Neha Maheshwari, Ambika Prasad Shah, Santosh Kumar Vishvakarma:
Gated logic controlled 10T-SRAM for low-power bidirectional ring oscillators. 102588 - Jiho Jung, Ickjin Kwon:
Output capacitor-less LDO regulator with dual-pass adaptive biasing and dynamic current generation for ultra-low-power IoT. 102589 - Zilong Liang, Xinbo Zhang, Mark Vousden, David B. Thomas, Graeme M. Bragg:
Quantitative simulations of Spiking Neural Networks on an event-driven FPGA cluster. 102590 - Oumayma Bel Haj Salah, Seifeddine Messaoud, Mohamed Ali Hajjaji, Mohamed Atri, Noureddine Liouane:
Low-latency QYOLOv10-based FPGA implementation for real-time object detection. 102591 - Shubham Ranjan, Sheida Gohardehi, Manoj Sachdev:
Micro-display backplane power reduction techniques: Column segmentation and row charge sharing. 102593
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2025-12-09 23:25 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
