default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDIntegration, Volume 109
Volume 109, 2026
- Komal Duggal, Rishikesh Pandey
, Vandana Niranjan:
A sub-1V wide-temperature-range voltage reference with low line sensitivity and high temperature stability. 102681 - K. N. Vijeyakumar, P. Vanjipriya, Saranya Karunamurthi, Rahul Suresh Shanmugasundharam:
ASIC design of trimmed weighted mean filter for image processing applications: An analog implementation. 102676 - Hamed Tohidi, Mokhtar Mohammadi Ghanatghestani, Mehdi Jafari Shahbazzadeh, Mahdiyeh Eslami:
A low-power, energy-efficient, and highly-accurate approximate compressor design for arithmetic circuits. 102684 - Shilei Zhao, Jiafeng Song, Jiwen Zheng, Zhengyu Chen, Zhiwei Liu, Hai Huang:
High performance mixed-radix NTT design for post quantum cryptography. 102686 - Mehmet Sagbas, Shahram Minaei, Muzaffer Çayir, Umut Engin Ayten:
Electronically tunable resistorless memtranstor emulator using CCCCTA and its application to secure image encryption. 102687 - Fei Yu, Xuqi Wang, Yue Xiao, Yan He, Wei Yao, Shuo Cai, Jie Jin:
Extreme multistability in discrete memristive neuron maps and implications for dual-field applications. 102688 - Neeraj Kumar Misra, Nirupma Pathak, Seyed-Sajad Ahmadpour, Murugaperumal Krishnamoorthy, Mojtaba Noorallahzadeh, Mrinal Goswami, Bandan Kumar Bhoi, Sambit Satpathy:
Design and Noise-Aware Validation of a Testable Dual-Edge Triggered Reversible D Flip-Flop Using IBM Quantum Qiskit Simulation. 102689 - Jun-Da Chen, Zhao-Ping Zeng:
Analysis and design of Marchand balun and its application in CMOS down-conversion mixers for satellite network receivers. 102690 - Yao-Hsuan Ku, Cheng-Hsueh Yang, Jin-Fa Lin:
A low power sense-amplifier-based flip-flop with conditional transition detection scheme for low voltage applications. 102691 - Nikolaos Charalampidis, Marcin Lawnik, Lazaros Moysis, Christos K. Volos:
A novel chirp-signal framework for chaotic map construction and PRBG applications. 102692 - Bahram Rashidi:
Area-efficient and high-performance approximate multiplier based on approximate 4:2 compressors. 102693 - Biao Kang, Sen Zhu, Xin Xin, Xingyuan Tong:
A 1.8-V 98.1-dB SNDR analog front-end with a low offset and low 1/f noise PGIA for sensing applications. 102694 - Han Bao, Xingyu Liu, Xiaoke Wang, Ahmed Sadaqa, Yanxiang Zhu, Shidi Tang, Ruiqi Chen, Ming Ling, Bruno da Silva:
BenDan: Benchmarking DPU performance on FPGAs. 102695 - Anuraj V., Vaithiyanathan Dhandapani, Nitin Kumar:
Error prediction in approximate multiplier using regression and feature expansion method. 102697 - Hyejin Jo, Jaesung Lee, Dai Yun, Jihwan Mun, Kyeong-Sik Min:
On-chip SRAM macro with 0.45μW/Mbit-leakage data retention using simultaneous control of source-line and body-line biasing. 102698 - Andres Cureño Ramirez, Luis Gerardo de la Fraga:
Optimization and FPGA implementation of Echo State Networks to predict the chaotic Lorenz system. 102699 - J. M. Rodríguez-Ornelas, Ricardo Sevilla-Escoboza, V. P. Vera-Ávila, Roberto R. Rivera-Durón:
Emergence of dynamical transitions in the route to complete synchronization. 102700 - Arman Ferdowsi, Matthias Függer, Josef Salzmann, Ulrich Schmid:
Accurate closed-form delay formulas for interconnected CMOS gates based on first-order thresholded hybrid systems. 102701 - Kirubakaran G, R. Shantha Selva Kumari:
A Consistent Conditional Probability Estimator based Fixed-Width Booth Multiplier. 102702 - Vijay Moni varghese, Kumaravel S.:
Universal Triangular Matrices for Representation of any Radix- R x FFT Algorithms. 102713 - W. A. Susantha Wijesinghe:
ExpanderGraph-128: A novel graph-theoretic block cipher with formal security analysis and hardware implementation. 102715 - Ravi Jaiswal, Basit Shafat Makhdoomi, Vedant Upadhyay, Rajeev Kumar Ranjan:
An event-driven bioinspired associative learning circuit using CCTA-controlled memcapacitive emulator with spike generation. 102717 - G. Ramesh, T. Venkatakrishnamoorthy, Madhusudhana Reddy Barusu, M. K. Linga Murthy, Shaik Javid Basha, Y. Mallikarjuna Rao:
A bit-interleaved SRAM with switching power rails write-assist and decoupled read for power-efficient systems. 102718 - Langyu He, Liang Yao, Yimeng Zhang, Hongying He, Peiyang Kang, Baishun Zhang, Tao Chen, Yaohua Xu:
A Quad-XOR cross-coupled FPGA TRNG with multimodal metastability and application-level validation. 102720
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2026-04-04 00:05 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
