Stop the war!Остановите войну!
for scientists:
default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDJournal of Circuits, Systems, and Computers, Volume 27
Volume 27, Number 1, January 2018
- Sandip Bhattacharya
, Debaprasad Das, Hafizur Rahaman:
Analysis of Simultaneous Switching Noise and IR-Drop in Side-Contact Multilayer Graphene Nanoribbon Power Distribution Network. 1850001:1-1850001:17 - Burhan Khurshid:
Improved Synthesis of Generalized Parallel Counters on FPGAs Using Only LUTs. 1850002:1-1850002:18 - Shaomin Huang, Zhongpan Yang, Chao Hua:
A 1.4mW 900MHz LNA with Noise-Canceling Technique in 130nm CMOS Process. 1850003:1-1850003:11 - Konstantin Isupov, Vladimir Knyazkov:
Interval Estimation of Relative Values in Residue Number System. 1850004:1-1850004:36 - Sherif M. Sharroush:
Time-Domain Readout of 1T-1C DRAM Cells. 1850005:1-1850005:36 - Mohammad Rafiq Dar, Nasir Ali Kant, Farooq Ahmad Khanday:
Realization of Fractional-Order Double-Scroll Chaotic System Using Operational Transconductance Amplifier (OTA). 1850006:1-1850006:15 - Yutong Ying, Xuefei Bai, Fujiang Lin:
Energy-Efficient Gain Cell and Its Applications in the Limiting Amplifier and Ring Oscillator for Gbps Communications. 1850007:1-1850007:21 - Nguyen Xuan Quyen:
Bit-Error-Rate Evaluation of High-Efficiency Differential-Chaos-Shift-Keying System Over Wireless Channels. 1850008:1-1850008:17 - Amin Jarrah, Abdel-Karim Al-Tamimi, Tala Albashir:
Optimized Parallel Implementation of Extended Kalman Filter Using FPGA. 1850009:1-1850009:22 - Donglin Zhu, Maliang Liu, Zhangming Zhu:
A High Energy Efficiency and Low Common-Mode Voltage Variation Switching Scheme for SAR ADCs. 1850010:1-1850010:8 - Dokhyl M. Al-Qahtani, Abdulhameed M. Al-Sanie:
Relay Selection in Distributed Orthogonal Space-Time Block Coded Networks. 1850011:1-1850011:17 - Qingsu He, Wenting Zhou, Hongfei Xu, Limin Cui, Xuemei Li, Jiayi Liu:
A Distributed Network Alarm Correlation Analysis Mechanism for Heterogeneous Networks. 1850012:1-1850012:24 - Zhiyan Han, Jian Wang:
A Fault Diagnosis Method Based on Active Example Selection. 1850013:1-1850013:17 - Ning Wang, Xiao-Chun Li, Jun-Fa Mao:
High-Speed Interconnect System Using QPSK Scheme Based on Substrate Integrated Waveguide. 1850014:1-1850014:19 - Yuhua Liang, Zhangming Zhu:
An Energy-Efficient Switching Scheme for Low-Power SAR ADC Design. 1850015:1-1850015:11 - R. Karthika, V. Suresh Kumar:
Artificial Bee Colony Algorithm-Based Shunt Active Filter for Sinusoidal Supply and Trapezoidal Supply. 1850016:1-1850016:21 - Han-Sheng Fang, Jian Zhang:
Representations of Face Images and Collaborative Representation Classification for Face Recognition. 1850017:1-1850017:15
Volume 27, Number 2, February 2018
- P. Neelima, A. Rama Mohan Reddy:
An Efficient Hybridization Algorithm Based Task Scheduling in Cloud Environment. 1850018:1-1850018:25 - Jürgen Freudenberger, Mohammed Rajab, Daniel Rohweder, Malek Safieh:
A Codec Architecture for the Compression of Short Data Blocks. 1850019:1-1850019:17 - Jelena Milojkovic, Vanco B. Litovski, Simon P. Le Blond:
Low-Voltage Circuit Breakers Based on WBG Solid-State Devices. 1850020:1-1850020:19 - Trailokya Nath Sasamal, Anand Mohan, Ashutosh Kumar Singh:
Efficient Design of Reversible Logic ALU Using Coplanar Quantum-Dot Cellular Automata. 1850021:1-1850021:19 - Ling Wang, Terrence S. T. Mak:
A Fault-Tolerant Routing Algorithm Using Tunnels in Fault Blocks for Network-on-Chip. 1850022:1-1850022:11 - Amr M. AbdelAty, Ahmed Gomaa Radwan, Ahmed S. Elwakil, Costas Psychalinos:
Transient and Steady-State Response of a Fractional-Order Dynamic PV Model Under Different Loads. 1850023:1-1850023:25 - Marta A. Zagorowska:
Analysis of Performance Indicators for Optimization of Noninteger-Order Controllers. 1850024:1-1850024:21 - Christos K. Volos, Akif Akgul, Viet-Thanh Pham, Murilo S. Baptista:
Antimonotonicity, Crisis and Multiple Attractors in a Simple Memristive Circuit. 1850026:1-1850026:14 - Mehdi Habibi, Khatereh Akbari, Marzieh Mokhtari, Payman Moallem:
A Novel Segment-Based Data Transfer Scheme for Low-Power CMOS Surveillance Image Sensors. 1850027:1-1850027:22 - Eedara Aswani Kumar, Koritala Chandra Sekhar, Rayapudi Srinivasa Rao:
Model Predictive Current Control of a Three-Phase T-Type NPC Inverter to Reduce Common Mode Voltage. 1850028:1-1850028:21 - Bishnu Prasad De, Kanchan Baran Maji, Rajib Kar, Durbadal Mandal, Sakti Prasad Ghoshal:
Design of Optimal CMOS Analog Amplifier Circuits Using a Hybrid Evolutionary Optimization Technique. 1850029:1-1850029:23 - Yuen-Haw Chang, Yu-Kai Lin:
Design and Analysis of High-Gain Switched-Capacitor-Inductor-Based Inverter for Step-Up DC-AC Conversion. 1850030:1-1850030:23 - Norbert Herencsar, Jaroslav Koton, Abhirup Lahiri, Umut Engin Ayten, Mehmet Sagbas:
Resistorless Current-Mode First-Order All-Pass Filter with Electronic Tuning Employing Low-Voltage CBTA and Grounded Capacitor. 1850031:1-1850031:21 - Jan Dvorak, Lukas Langhammer, Jan Jerabek, Jaroslav Koton, Roman Sotner, Josef Polak:
Synthesis and Analysis of Electronically Adjustable Fractional-Order Low-Pass Filter. 1850032:1-1850032:18 - Umar Mujahid Khokhar, Muhammad Najam-ul-Islam, Madiha Khalid:
Efficient Hardware Implementation of KMAP+: An Ultralightweight Mutual Authentication Protocol. 1850033:1-1850033:16 - Yaseer Arafat Durrani:
Power Analysis Approach for NoC-based Homogeneous Stacked 3D ICs. 1850034:1-1850034:16
Volume 27, Number 3, March 2018
- Elango Konguvel, Muniandi Kannan:
A Survey on FFT/IFFT Processors for Next Generation Telecommunication Systems. 1830001:1-1830001:21
- Yuhua Liang, Zhangming Zhu:
Analysis and Modeling of a SAR-VCO Hybrid ADC Architecture. 1850035:1-1850035:15 - Jianhua Li, Ning Wu, Yongliang Hu, Gaobiao Wu:
An Irregular Topology Generation Using Power-Interference Co-Optimization for Hybrid Application-Specific Wireless NoC. 1850036:1-1850036:26 - Yasir Khizar, Ning Wu, Xiaoqiang Zhang:
Compact Hardware Implementations of MISTY1 Block Cipher. 1850037:1-1850037:14 - Chunhua Wang, Ling Zhou, Renping Wu:
The Design and Realization of a Hyper-Chaotic Circuit Based on a Flux-Controlled Memristor with Linear Memductance. 1850038:1-1850038:17 - Yue Wu, HongLiang Lv, Yuming Zhang, Yimen Zhang, Shaojun Li:
Analysis and Design of a Broadband Frequency Divider Using Modified Active Loads in GaAs HBT. 1850039:1-1850039:13 - Mousumi Bhanja, Baidyanath Ray:
Synthesis of Nonlinear Analog Functions. 1850040:1-1850040:18 - Krzysztof Kajstura, Dariusz Kania:
Low Power Synthesis of Finite State Machines - State Assignment Decomposition Algorithm. 1850041:1-1850041:14 - S. Mythili, K. Thiyagarajah:
Z-Source Inverter Fed Induction Motor Drive Control Using Hybrid Methodology. 1850042:1-1850042:23 - Adrian Soon Theam Tan, Shahid Iqbal:
Implementation of INC MPPT and CV Charging Using LLC Resonant Converter for Solar Streetlight System. 1850043:1-1850043:30 - Alireza Shamsi, Esmaeil Najafi Aghdam:
A Wideband Continuous Time Quadrature Delta Sigma Modulator Based on a Real DSM for Low Power WLAN Receiver. 1850044:1-1850044:17 - Jie Guo, Yunsong Li, Kai Liu, Jie Lei, Keyan Wang:
Fast FPGA Implementation for Computing the Pixel Purity Index of Hyperspectral Images. 1850045:1-1850045:10 - Sadulla Shaik, Kalva Sri Rama Krishna, Ramesh Vaddi:
Tunnel Transistor-Based Reliable and Energy Efficient Computing Architectures with Circuit and Architectural Co-Design at Low VDD. 1850046:1-1850046:21 - Xin Zhang, Chunhua Wang, Yichuang Sun, Haijun Peng:
A Novel High Linearity and Low Power Folded CMOS LNA for UWB Receivers. 1850047:1-1850047:19 - H. V. Jayashree, Sharan Patil, Vinod Kumar Agrawal:
Design Approaches for Resource and Performance Optimization of Reversible BCD Addition and Unified BCD Addition/Subtraction Circuits. 1850048:1-1850048:28 - Nivedita Laskar, Suman Debnath, Alak Majumder, Bidyut K. Bhattacharyya:
A New Current Profile Determination Methodology Incorporating Gating Logic to Minimize the Noise of CPU Chip by 40%. 1850049:1-1850049:20 - Rohith Krishnan Pilla, S. Krishnakumar, Reza Hashemian:
Fixator-Norator Pair Based Design of Feedback Networks for Analog Amplifier Circuits. 1850050:1-1850050:11
Volume 27, Number 4, April 2018
- Neha K. Nawandar, Vishal R. Satpute:
Energy Efficient Quality Tunable CORDIC for DSP Applications on Battery Operated Portable Devices. 1850051:1-1850051:15 - P. Sasipriya, V. S. Kanchana Bhaaskaran:
Design of Low Power VLSI Circuits Using Two Phase Adiabatic Dynamic Logic (2PADL). 1850052:1-1850052:22 - Burak Batmaz, Atakan Dogan:
1 Gbit/s UDP/IP Offload Engine IP Core with PCIe Interface. 1850053:1-1850053:21 - Hongzhi Zhao, Qiang Wang, Ke Xiong, Songwen Pei:
A Path-Counter Method for Fault-Tolerant Minimal Routing Algorithms in 2D Mesh. 1850054:1-1850054:22 - Kishor Thakre, Kanungo Barada Mohanty, Vinaya Sagar Kommukuri, Aditi Chatterjee:
New Topology for Asymmetrical Multilevel Inverter: An Effort to Reduced Device Count. 1850055:1-1850055:17 - Osama Abdelkader, Mohamed Mohie El-Din, Hassan Mostafa, Hamdy Abdelhamid, Hossam A. H. Fahmy, Yehea Ismail, Ahmed M. Soliman:
Technology Scaling Roadmap for FinFET-Based FPGA Clusters Under Process Variations. 1850056:1-1850056:32 - Ugur Erkin Kocamaz, Serdar Çiçek, Yilmaz Uyaroglu:
Secure Communication with Chaos and Electronic Circuit Design Using Passivity-Based Synchronization. 1850057:1-1850057:20 - Jaspal Singh Khinda, Malay Ranjan Tripathy, Deepak Gambhir:
Improvement in Depth of Return Loss of Microstrip Antenna for S-Band Applications. 1850058:1-1850058:16 - Jaouher Chrouta, Abderrahmen Zaafouri, Mohamed Jemli:
System Identification Using Gray-Based Adaptive Heterogeneous Multi-Swarm PSO Algorithm: Application to an Irrigation Station. 1850059:1-1850059:27 - B. Bommy, A. Albert Raj:
A Low Cost Image De-noising Implementation Using Low Area CSLA for Impulse Noise Removal. 1850060:1-1850060:16 - Wei Chen, Yuelong Zhao, Shu Chen, Jianquan Ouyang:
3D Pose Tracking Using a Recovered 3D Model. 1850061:1-1850061:12 - Boris Ryabko, Anton Rakitskiy:
Theoretical Approach to Performance Evaluation of Supercomputers. 1850062:1-1850062:13 - Rajneesh Sharma, Rituraj S. Rathore, Ashwani K. Rana:
Impact of High-k Spacer on Device Performance of Nanoscale Underlap Fully Depleted SOI MOSFET. 1850063:1-1850063:13 - Tianyi Li, Xiaodong Xu, Tao Yin, Fubin Xin, Wei Li, Haigang Yang:
A 0.5 to 1.7 Gbps PI-CDR with a Wide Frequency-Tracking Range. 1850064:1-1850064:17 - Ali Zribi, Mohamed Chtourou, Mohamed Djemel:
A New PID Neural Network Controller Design for Nonlinear Processes. 1850065:1-1850065:11 - Viet-Thanh Pham, Christos K. Volos, Sajad Jafari, Tomasz Kapitaniak:
A Novel Cubic-Equilibrium Chaotic System with Coexisting Hidden Attractors: Analysis, and Circuit Implementation. 1850066:1-1850066:18 - Hongxu Jiang, Shenglan Li, Huiyong Li, Tingshan Liu, Jinyuan Lu:
A High-Performance and Hardware-Efficient PCIe Transmission for a Multi-Channel Video Using Command Caching and Dynamic Splicing on FPGA. 1850067:1-1850067:19
Volume 27, Number 5, May 2018
- C. Subramani, K. R. Ramanand:
A Brief Review on Electric Spring: Analysis, Control and Applications. 1830002:1-1830002:20 - Qahtan M. Yas, A. A. Zaidan, B. B. Zaidan, M. Hashim, Chen Kim Lim:
A Systematic Review on Smartphone Skin Cancer Apps: Coherent Taxonomy, Motivations, Open Challenges and Recommendations, and New Research Direction. 1830003:1-1830003:40
- Hyung Seok Kim, Hyouk-Kyu Cha:
A Low-Noise Biopotential CMOS Amplifier IC Using Low-Power Two-Stage OTA for Neural Recording Applications. 1850068:1-1850068:8 - Ebrahim Babaei, Mohsen Hasan Babayi Nozadian, Elias Shokati Asl:
Basic and Quasi Structures of Step-Up Switched Based dc/dc Converter: Steady-State Analysis and Design in Different Operating Modes. 1850069:1-1850069:24 - Mehmet Hakan Karaata, Ali Hamdan, Maha H. Faisal, Feda AlShahwan:
Fault Detection for Message Passing Systems. 1850070:1-1850070:26 - Firat Yücel, Erkan Yüce:
Analog Squarers Using Only Seven MOS Transistors and a Four Quadrant Analog Multiplier Application. 1850071:1-1850071:13 - Chenggang Yan, Chen Hu:
A 400 μW Near-Threshold Feedback Class-C VCO with Auto Amplitude Control. 1850072:1-1850072:14 - Wei-Der Chang:
A Modified PSO Algorithm for IIR Digital Filter Modeling. 1850073:1-1850073:24 - Guishu Liang, Yongming Jing, Chang Liu, Long Ma:
Passive Synthesis of a Class of Fractional Immittance Function Based on Multivariable Theory. 1850074:1-1850074:17 - Ritesh Kumar Jaiswal, Raj Kumar, Ram Awadh Mishra:
Area Efficient Memoryless Reverse Converter for New Four Moduli Set {2n-1, 2n-1, 2n+1, 22n+1-1}. 1850075:1-1850075:13 - Yafeng Yao, Zhongxiu Feng:
BBR-Based Iteration-Free CORDIC Algorithm. 1850076:1-1850076:12 - Vijeyakumar Krishnasamy Natarajan, Elango Sekar, Kalaiselvi Sundaram:
VLSI Implementation of High Speed Energy-Efficient Truncated Multiplier. 1850077:1-1850077:15 - J. Praveen, M. N. Shanmukha Swamy:
BIST-Based Low Power Test Vector Generator and Minimizing Bulkiness of VLSI Architecture. 1850078:1-1850078:18 - Lianxi Liu, Yanbo Pang, Xufeng Liao, Zhangming Zhu, Yintang Yang:
A Power-Enhanced Active Rectifier with Offset-Controlled Comparator for Self-Powered PEH Systems. 1850079:1-1850079:17 - Lan Wu, Wei Zhang:
Cache-Aware SPM Allocation to Reduce Worst-Case Execution Time for Hybrid SPM-Caches. 1850080:1-1850080:23 - Danghui Wang, Lang Ma, Meng Zhang, Jianfeng An, Hai Helen Li, Yiran Chen:
Shift-Optimized Energy-Efficient Racetrack-Based Main Memory. 1850081:1-1850081:16 - Berardino Carnevale, Luca Fanucci, Samson Bisase, Harman Hunjan:
MACsec-Based Security for Automotive Ethernet Backbones. 1850082:1-1850082:17
Volume 27, Number 6, June 2018
- Bessaoudi Talel, Fayçal Ben Hmida:
Recursive Five-Step Filter for State and Fault Estimation of Linear Descriptor Stochastic Systems with Unknown Disturbances. 1850083:1-1850083:24 - Erulappan Sakthivel, Veluchamy Malathi, Muruganantham Arunraja:
BUTHA: Boost Up Clock Terminal with Heuristic Approach for NoC. 1850084:1-1850084:27 - A. Uma Maheswari, K. Latha:
Design of 6-gon-Shaped Notch Filter for Cognitive Radio Applications. 1850085:1-1850085:9 - Remigiusz Wisniewski, Iwona Grobelna:
Design of Multi-Context Reconfigurable Logic Controllers Implemented in FPGA Devices Oriented for Further Partial Reconfiguration. 1850086:1-1850086:26 - Jue Chen, Jinbang Chen, Junchen Ling, Junlong Zhou, Wei Zhang:
Link Failure Recovery in SDN: High Efficiency, Strong Scalability and Wide Applicability. 1850087:1-1850087:30 - Jing Hua, Hua Zhang, Jizhong Liu, Yilu Xu, Fumin Guo:
Direct Arrhythmia Classification from Compressive ECG Signals in Wearable Health Monitoring System. 1850088:1-1850088:13 - Zehra Gulru Cam, Herman Sedef, Fuat Anday:
Voltage Differencing Gain Amplifier-Based nth-Order Low-Pass Voltage-Mode Filter. 1850089:1-1850089:12 - Amin Alahyari, Massoud Dousti, Mohammad Bagher Tavakoli:
An Integrated Two-Mode Tunable Channelized Low-Noise Active Filter. 1850090:1-1850090:15 - Xian Tang, Kong-Pang Pun:
A Self-Clocked Resistive CMOS Smart Temperature Sensor for Wireless Sensor Networks. 1850091:1-1850091:14 - Prateek Jain, Amit Mahesh Joshi:
Full-Wave Bridge Rectifier with CMOS Pass Transistors Configuration. 1850092:1-1850092:17 - Xinsheng Wang, Mingyan Yu:
The Error Bound of Timing Domain in Model Order Reduction by Krylov Subspace Methods. 1850093:1-1850093:19 - Elham Kordetoodeshki, Alireza Hassanzadeh:
Design of Low Voltage Low Power DC-DC Converters Using Adiabatic Technique. 1850094:1-1850094:20 - Chenyang Guo, Yujie Zhou:
A Dynamic Equilibrium Algorithm to Enhance Randomness in TRNG. 1850095:1-1850095:11 - Ronnie O. Serfa Juan, Hi-Seok Kim:
Reconfiguration of an FPGA-Based Time-Triggered FlexRay Network Controller Using EEDC. 1850096:1-1850096:11 - Ahmad T. Sheikh, Aiman H. El-Maleh:
Double Modular Redundancy (DMR) Based Fault Tolerance Technique for Combinational Circuits. 1850097:1-1850097:17 - Suhap Sahin, Mehmet Ali Çavuslu:
FPGA Implementation of Wavelet Neural Network Training with PSO/iPSO. 1850098:1-1850098:15 - Mumtaz Ali, Osman Hasan:
SAT Based Fitness Scoring for Digital Circuit Evolution. 1850099:1-1850099:23
Volume 27, Number 7, June 2018
- Amit Bage, Sushrut Das:
A Dual-Band Waveguide Bandpass Filter with Adjustable Transmission Zeros. 1850100:1-1850100:13 - Xu Jiang, Xiang Long:
Improved Decomposition-Based Global EDF Scheduling of DAGs. 1850101:1-1850101:23 - Tian-Bo Deng:
The Lp-Norm-Minimization Design of Stable Variable-Bandwidth Digital Filters. 1850102:1-1850102:18 - Qian Cui, Kai Shuang:
Optimal Design Methodology for Frequency Compensation Circuits in Logging Cable Transmission Channel. 1850103:1-1850103:17 - Yuwadee Sundarasaradula, Apinunt Thanachayanont:
A Low-Noise, Low-Power, Wide Dynamic Range Logarithmic Amplifier for Biomedical Applications. 1850104:1-1850104:14 - Yuhua Liang, Zhangming Zhu:
A 42ppm/∘C 0.7V 47nW Low-Complexity All-MOSFET Sub-Threshold Voltage Reference. 1850105:1-1850105:8 - M. I. Al-Rayif, Hussein Seleem, Amr Ragheb, Saleh A. Alshebeili:
Experimental Demonstration for PAPR Reduction in OFDM System Using Partial-OSLM Technique. 1850106:1-1850106:12 - M. A. Mansoori, Mohammad Reza Mosavi, Mohammad-Hossein Bisjerdi:
Regularization-Based Semi-Blind Image Deconvolution Using an Improved Function for PMMW Images Application. 1850107:1-1850107:25 - Tapas Si, Arunava De, Anup Kumar Bhattacharjee:
Segmentation of Brain MRI Using Wavelet Transform and Grammatical Bee Colony. 1850108:1-1850108:23 - Hongzhi Liang, Ruixue Ding, Shubin Liu, Zhangming Zhu:
Energy-Efficient and Area-Saving Asymmetric Capacitor Switching Scheme for SAR ADCs. 1850109:1-1850109:10 - Ke Pang, Zaifeng Shi, Jiangtao Xu, Suying Yao:
Adaptive Partition-Cluster-Based Median Filter for Random-Valued Impulse Noise Removal. 1850110:1-1850110:26 - Juan Jesús Ocampo Hidalgo, Javier Alducín-Castillo, I. Vázquez-Álvarez, Luz Noé Oliva-Moreno, Jesus E. Molinar-Solis:
A CMOS Low-Voltage Super Follower Using Quasi-Floating Gate Techniques. 1850111:1-1850111:18 - Ajay Kumar Dadoria, Kavita Khare, Tarun Kumar Gupta, R. P. Singh:
New Leakage Reduction Techniques for FinFET Technology with Its Application. 1850112:1-1850112:23 - Ashok Kumar, Sajal K. Paul:
DX-MOCCII Based Fully Cascadable Second Order Current-Mode Universal Filter. 1850113:1-1850113:30 - Cheng Qian, Libo Huang, Qi Yu, Zhiying Wang:
CHAM: Improving Prefetch Efficiency Using a Composite Hierarchy-Aware Method. 1850114:1-1850114:34 - Mehrdad Poorhosseini, Ali Reza Hejazi:
A Fault-Tolerant and Efficient XOR Structure for Modular Design of Complex QCA Circuits. 1850115:1-1850115:24 - Yuanxin Bao, Wenyuan Li:
A High-Speed Temperature Sensor with Low Supply Sensitivity for SoC Thermal Monitoring. 1850116:1-1850116:17