default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDACM Journal on Emerging Technologies in Computing Systems, Volume 20
Volume 20, Number 1, January 2024
- Ikenna Okafor
, Akshay Krishna Ramanathan, Nagadastagiri Challapalle, Zheyu Li, Vijaykrishnan Narayanan:
Fusing In-storage and Near-storage Acceleration of Convolutional Neural Networks. 1:1-1:22 - Soyed Tuhin Ahmed, Mahta Mayahinia, Michael Hefenbrock, Christopher Münch, Mehdi B. Tahoori:
Design-time Reference Current Generation for Robust Spintronic-based Neuromorphic Architecture. 2:1-2:20 - Sourav Roy, Dipnarayan Das, Bibhash Sen:
Secure and Lightweight Authentication Protocol Using PUF for the IoT-based Wireless Sensor Network. 3:1-3:17 - Omais Shafi, Mohammad Khalid Pandit, Amarjeet Saini, Gayathri Ananthanarayanan, Rijurekha Sen:
Repercussions of Using DNN Compilers on Edge GPUs for Real Time and Safety Critical Systems: A Quantitative Audit. 4:1-4:25 - Fabiha Nowshin, Hongyu An, Yang Yi:
Towards Energy-Efficient Spiking Neural Networks: A Robust Hybrid CMOS-Memristive Accelerator. 5:1-5:20
Volume 20, Number 2, April 2024
- Venkata Sai Praneeth Karempudi, Janibul Bashir, Ishan G. Thakkar:
An Analysis of Various Design Pathways Towards Multi-Terabit Photonic On-Interposer Interconnects. 6:1-6:34 - Patricia Gonzalez-Guerrero, Kylie Huch, Nirmalendu Patra, Doru-Thom Popovici, George Michelogiannakis:
Toward Practical Superconducting Accelerators for Machine Learning Using U-SFQ. 7:1-7:22
Volume 20, Number 3, July 2024
- Cristian Tirelli, Juan Sapriza, Rubén Rodríguez Álvarez, Lorenzo Ferretti, Benoît W. Denkinger, Giovanni Ansaloni, Jose Angel Miranda, David Atienza, Laura Pozzi:
SAT-Based Exact Modulo Scheduling Mapping for Resource-Constrained CGRAs. 8:1-8:26 - Benjamin Bean, Cyrus Minwalla, Eirini-Eleni Tsiropoulou, Jim Plusquellic:
PUF-based Digital Money with Propagation-of-Provenance and Offline Transfers between Two Parties. 9:1-9:26 - Ziwen Li, Yu Ma, Jindong Zhou, Pingqiang Zhou:
Spiking-NeRF: Spiking Neural Network for Energy-Efficient Neural Rendering. 10:1-10:23 - Morteza Amouzegar, Morteza Rezaalipour, Masoud Dehyadegari:
Genetic Cache: A Machine Learning Approach to Designing DRAM Cache Controllers in HBM Systems. 11:1-11:24
Volume 20, Number 4, October 2024
- Hansika Weerasena, Prabhat Mishra:
Breaking On-Chip Communication Anonymity Using Flow Correlation Attacks. 12:1-12:27 - Abhoy Kole, Kamalika Datta, Indranil Sengupta, Rolf Drechsler:
Exploiting the Extended Neighborhood of Hexagonal Qubit Architecture for Mapping Quantum Circuits. 13:1-13:19 - Yiming Ouyang, Shuaijie Yuan, Jianhua Li, Huaguo Liang:
F-Bypass: A Low-Power Network-on-Chip Design Utilizing Bypass to Improve Network Connectivity. 14:1-14:26 - Mariam Rakka, Walaa Amer, Hanning Chen, Mohsen Imani, Fadi J. Kurdahi:
HDRLPIM: A Simulator for Hyper-Dimensional Reinforcement Learning Based on Processing In-Memory. 15:1-15:17
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2025-11-11 22:56 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
