default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDMicroprocessing and Microprogramming, Volume 23
Volume 23, Numbers 1-5, March 1988
- John Mølgaard:
Letter from the short notes editor, Euromicro 87. v - R. Rauscher, J. Westendorf:
A system for verification of interactive microprogram transformations. 3-7 - Vaclav Dvorak:
A table-driven system controller with multi-way branching. 9-13 - Joachim Blödel, Reiner W. Hartenstein, Wolfgang Nebel, Michael Ryba:
A technology description method for generalized layout / circuit relations. 15-20 - Yau-Hwang Kuo, Being-Yuh Hwang, Ling-Yeung Kung:
Control store minimization on the design of microprogrammed controllers. 21-26 - Yau-Hwang Kuo, Ruey-Rong Wang, Ling-Yeung Kung:
Logic design using the PLAs with limited I/O pins and product terms. 27-31 - Helmut Mahler, H. Lieb, Utz G. Baitinger:
Processor control part synthesis using effective partitioning algorithms. 33-36 - Tadeusz Grabowiecki, Adam Pawlak, Wojciech Sakowski:
A university framework for correct by construction IC design. 37-43 - Karl-Heinz Temme, Rudolf Felix, Jürgen Herrmann:
An expert system for chip-architecture planning. 47-50 - F. J. Schmitt:
A heuristic approach to analyzing VLSI modules. 51-56 - K. W. Ng:
DISCDA - A digital system controller design assistant. 57-61 - Vincenzo Piuri, Renato Stefanelli, Giovanni Traverso:
Error detection in serial multipliers and in systolic arrays: An approach based upon A★N codes. 63-73 - H. Endriss, Georg Klein-Heßling, Gisbert Lawitzky, Burghardt Schallenberger:
Fast evaluation of design alternatives - a new approach for exploratory chip design. 75-79 - Jürgen Herrmann:
LIMES - LearnIng Module EStimation. 81-85 - Krzysztof Kuchcinski
, Zebo Peng:
Parallelism extraction from sequential programs for VLSI applications. 87-92 - Monica Alderighi, Lauro Mantoani, Giacomo R. Sechi:
A DAISY architecture for abstract data type implementation in image processing. 95-101 - Nikolaos G. Bourbakis:
ANAGNOSTIS - An automatic text reading system. 103-113 - Nikolaos G. Bourbakis, Won Jang:
An efficient, parallel-symmetric thinning algorithm and its hardware implementation. 115-121 - Mayez Al-Mouhamed, H. A. Almohammad:
A multi-microprocessor system for the control of robot welders. 123-128 - Wolfgang A. Halang, Soon-Key Jung:
An independently working computer peripheral generating robot arm trajectories. 129-133 - Ralf Hinkel:
Low-level-vision in an autonomous mobile robot. 135-139 - Mario De Blasi, Anna Gentile:
A co-processor for unification in prolog: The microprogramming level. 143-147 - Gilles Goncalves, Marie-Paule Lecouffe, Bernard Toursel, Smaïl Niar:
A network of transputers to emulate a parallel symbolic processor. 149-152 - I. N. Churin, A. Georgiev:
A CAMAC crate controller for the IBM PC/XT family computers with built-in selftest features. 153-154 - Elisabetta Binaghi, Lorenzo Lisca, Alberto Proserpio, Giacomo R. Sechi:
An abstract description generator for the reliability analysis in the design of real time systems. 157-165 - András Pataricza:
An improved signature analysis based CPU self test. 167-171 - Zenon Mital:
CDDT - concurrent system operation display and debugging tool. 173-177 - Jean M. Davila, Andrew J. Phillips, Daniel Tabak:
Floating point arithmetic on a RISC. 179-184 - Satoru Fukami:
Performance Evaluation Method for interprocessor interrupts by message passing. 185-190 - Krzysztof Goczyla:
Reliability of disk file organisation for microcomputers. 191-196 - B. M. Lines:
A model for assessing the performance of a local area network employing Technical Office Protocol (TOP) as part of map/top network in a Computer Integrated Manufacturing (CIM) research project, for the transmission of real time interactive speech. 199-202 - S. Maric, P. Drinic, R. Cajavec, B. Luka:
Microprocessor real-time emulation. 203-205 - Vaclav Dvorak:
Synthesis of minimal multivalued decision diagrams. 207-211 - Eberhard Zehendner:
A module-based assembly language with parallel processing constructs and its implementation in the ASTOR architecture. 215-219 - Luís Vieira de Sá, Fernando Perdigão:
A multiprocessing system for the TMS32020. 221-225 - Theo Ungerer:
ASTOR - An architecture of special purpose processing units with distributed control and message passing. 227-232 - P. Kranenburg:
Communication Kernels - a high level synchronization primitive supporting error handling. 233-237 - Erik Dirkx:
CRISC Configurable Reduced Instruction Set Computer or Complex Reconfigurable Instruction Set Computer. 239-241 - Tapani Äijänen:
Distributed interconnection of a reconfigurable multicomputer system. 243-245 - Pradip K. Das, D. Q. M. Fay:
Dynamically reconfigurable multi-transputer systems. 247-252 - Peter Milligan, N. Stanley Scott, Danny Crookes, P. L. Kilpatrick, Philip J. Morrow:
Network topology A critical factor in the implementation of algorithms intended for efficient execution on a transputer network. 253-257 - H. Zedan:
Achieving atomicity in occam. 261-265 - K. W. Ng, H. C. P. Lam, K. Y. Mok:
A microprogrammed machine for the concurrent Euclid language. 267-272 - Emil Jovanov, Tihomir Aleksic, Zoran Stojkov, Dusan Starcevic:
A sorting procesxsor for microcomputers. 273-277 - Ljudmil Manasiev, Rumen Stainov:
A system service for distributed programming and execution in communication-oriented distributed operating media. 279-281 - J. H. M. Andriessen:
Task scheduling programming system for the Delft parallel processor. 283-288 - S. J. Pratt:
Alchemy model: An operating system model for a microcomputer-based, heterogeneous processing configuration. 291-297 - Mike P. Papazoglou:
A portable query language for small scale systems. 299-304 - Michael Coleman, Stephen Pratt:
Dimensional design: A software engineering tool for the design of concurrent systems. 305-309 - Mike P. Papazoglou, Louis Marinos:
Requirements for coupling small scale DBMSs in a distributed office environment. 311-316 - Giulio Iannello, Antonino Mazzeo, Carlo Savy:
Support environment for the development of problem oriented concurrent systems. 317-323 - Andrés R. Guesalaga:
A digital method of demodulation and filtering for angular errors in conical scan tracking radars. 327-331 - T. Donnelly, D. J. Mapps, R. Wilson:
An intelligent microprocessor interface for a low-cost digital magnetic tape recorder. 333-337 - Jie Shi, Serge Monchaud, Raymond Prat, Ivan Kas:
Control of motors by microprocessors for space positioning and localization. 339-344 - D. Raja, R. Shanthi, S. R. Rao:
Computerised telephone metering system. 345-350 - Ivan V. Vojvodic, Predrag A. Vranes:
Distributed intelligence and bus hierarchy system implementation for a highly intelligent workstation. 351-353 - K. Bruck, A. S. Kirilov, D. Krushinsky, V. I. Prikhodko, K. Voigt:
A personal computer based graphic workstation. 357-358 - Jaro Berce:
Graphics fundamentals for a PCB - CAD PC system. 359-364 - D. J. J. van Bruchem, J. B. Roubos, B. Schellingerhout:
Implementation of the connection oriented network service on a LAN. 367-371 - Roman M. Kaszuba:
Some issues on management of application connection establishment. 373-378 - Massimo Spalla, Arnaldo Fornasiero, Fiore Della Rosa, Massimo Pavan:
Task to task communication and resource sharing in a geographically distributed network. 379-384
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2025-12-02 23:30 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
