default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDMicroelectronics Journal, Volume 157
Volume 157, 2025
- Xia Guo, Xinlong Shi
, Ying Wang:
Simulation study of inversion, accumulation, and junctionless mode monolayer MoS2/Ge heterojunction nanosheet at 1.5 nm node. 106550 - Tingting Liu, Zhufei Chu:
Implication logic synthesis and optimization methods for memristor-based logic circuits. 106553 - Na Bai, Zhiwei Liu, Xiaoqing Wen, Yaohua Xu, Yi Wang, Jian Chen, Wenhao Zhu:
An enhanced interlocked feedback structure-based dual-node upset resilient latch. 106555 - Chao Zhao, Hao Zhang, Jie Shao, Can Shi, Dongyang Han, Chengyu Pan, Xusheng Tang:
A 12 bit 250 MS/s SAR ADC using level shifted pseudo bottom plates sampling for high conversion rate and wide input amplitude. 106558 - Chunlai Wang, Ying Zhang, Chen Yang, Yuchi Xiao, Hongyang Hou, Weihua Han:
A 0.87-ppm/°C, 3.2-40 V VIN reference voltage source with -121 dB PSRR at 100 Hz. 106560 - Hao He, Lijun Xu, Zhiqiang Li, He Cao, Jianyun Liu, Zeyu Sun, Qinzhi Xu, Zhenhua Wu:
Design and performance optimization of a stackable Si1-xGex nanosheet gate-controlled thyristor (GCT) DRAM. 106562 - Guoan Wu, Shihao Qi, Qinghua Tang, Wenguang Li, Lamin Zhan:
A quad-core wideband Colpitts VCO with 28.2 % bandwidth and -122 dBc/Hz phase noise at 1 MHz offset. 106564 - Lei Wu:
Forward and reverse artificial neural network for performance prediction and structural design of bonding wire-based active RF circuit. 106566 - Yanzhu Qi, Yazi Cao, Shichang Chen, Gaofeng Wang:
Design of high suppression filter for millimeter-wave using glass-based advanced package integrated technology. 106567 - Wei Hu, Qizhong Zhang, Chenghu Dai, Chunyu Peng, Wenjuan Lu, Xiulong Wu:
Low-power 12T TFET-MOSFET hybrid SRAM bitcell and hybrid 8T SRAM array based on multiplexing strategy. 106569 - Haotian Yu, Daibo Zhang, Yaguang Yang, Silong Chen, Zhiqiang Li:
Design of lightweight on-chip one-dimensional convolutional neural network accelerators for edge-end chips. 106570 - Yue Hu, Tianci Wang, Changmiao Wu, Jing Wang, Yuhua Cheng, Wen-Sheng Zhao, Gaofeng Wang:
Three-dimensional design of SOI LDMOS with high-k film trench and L-shaped gate. 106571 - Xuan Huang, Lin-An Yang, Jian-Hua Zhou, Xin-Yi Wang, Xiao-Hua Ma, Yue Hao:
Study of GaN Schottky barrier IMPATT diodes with a self-aligned field plate for terahertz applications. 106572 - Xinyu Zhu, Hongge Li, Yinjie Song:
Exact and approximate Radix-4 recoding multipliers for high-efficiency computation. 106579 - Zhuofan Wang, Lili Lang, Wei Zhong, Yi Shan, Zhongying Xue, Yemin Dong:
A calibration scheme for SAR ADCs based on capacitor weight optimization using an improved simulated annealing algorithm. 106583 - Xiaohan Wan, Guoxin Xu, Zhengzhen Jin, Yifan Wang, Jingru Li, Jintao Deng, Yang Xiong, Yahui Tian, Dan Li, Litian Wang:
Compact switchable microstrip lowpass filter using cross-shaped resonator with sextuple states. 106565 - Jiaxin Liu, Yinhang Zhang, Chao Yin, Xi Yang, Yongzheng Zhan:
A 10 Gb/s PAM4 receiver with reference-less half-rate Bang-Bang CDR in 180-nm CMOS. 106580 - Weizhong Chen, Xiangwei Zeng, Yuting He, Ao Wu:
A deep oxide trench SOI-LIGBT with self-driving PMOS for improved reliability. 106584 - Tao Tan, Xiuping Li, Yubing Li, Peng Ke:
A 7-9 GHz fast-startup low phase noise CMOS LC VCO using Gm-boosted technique and circuit asymmetries for multi-mode radar transmitter. 106586 - Kewen Zhu, Yuhao Xiao, Wen Chen, Guoqiang Wu:
Narrowband ladder-type MEMS filter based on high-Q thin-film piezoelectric-on-silicon MEMS resonators. 106588 - Wonkyu Do, Juncheol Kim, Hoyong Jung, Neungin Jeon, Young-Chan Jang:
An 88 dB SNDR second-order CIFF delta-sigma modulator with 3-bit quantizer and capacitor sharing circuit. 106589 - Jingchang Bian, Xingchen Du, Yingchun Lu, Aibin Yan, Huaguo Liang, Zhengfeng Huang:
A chaotic strong transition effect ring oscillator PUF with effective immunity to modeling attacks. 106592 - Wenjie Liang, Dazheng Chen:
An 85.6-dB SNDR 1.5 MHz-BW NS-pipelined SAR ADC employing the gain-error-shaping technique to enhance the ADC linearity. 106593
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2025-05-19 20:54 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
