International Journal on Software Tools for Technology Transfer (STTT), Volume 3
Volume 3, Number 1, 2000
- Fausto Giunchiglia, Paolo Traverso:
Theorem proving in technology transfer: the user's point of view. 1-12 - Deepak Kapur, Mahadevan Subramaniam:
Using an induction prover for verifying arithmetic circuits. 32-65 - Serge Autexier, Dieter Hutter, Bruno Langenstein, Heiko Mantel, Georg Rock, Axel Schairer, Werner Stephan, Roland Vogt, Andreas Wolpers:
VSE: formal methods meet industrial needs. 66-77 - Paolo Traverso, Piergiorgio Bertoli:
Mechanized result verification: an industrial application. 78-92 - Alexander Aiken, Manuel Fähndrich, Zhendong Su:
Detecting races in Relay Ladder Logic programs. 93-105
Volume 3, Number 2, 2001
- Randal E. Bryant, Yirng-An Chen:
Verification of arithmetic circuits using binary moment diagrams. 137-155 - Justin E. Harlow III, Franc Brglez:
Design of experiments and evaluation of BDD ordering heuristics. 193-206 - Janett Mohnke, Paul Molitor, Sharad Malik:
Application of BDDs in Boolean matching techniques for formal logic combinational verification. 207-216
- Berna L. Massingill, Timothy G. Mattson, Beverly A. Sanders:
Parallel programming with a pattern language. 217-234 - Alberto Bartoli, Gianluca Dini, Lanfranco Lopriore:
Application-controlled memory management in a single address space environment. 235-245
Volume 3, Number 3, 2001
- Rance Cleaveland:
Alternative Approaches to Symbolic Verification - Preface by the Section Editor. 247-249 - Christoph Kern, Tarik Ono-Tesfaye, Mark R. Greenstreet:
A light-weight framework for hardware verification. 286-313 - Hubert Garavel, César Viho, Massimo Zendri:
System design of a CC-NUMA multiprocessor architecture using formal specification, model-checking, co-simulation, and test generation. 314-331
- Marieke Huisman, Bart Jacobs, Joachim van den Berg:
A case study in class library verification: Java's vector class. 332-352
Volume 3, Number 4, 2001
- Kurt Jensen:
Special Section on the Practical Use of High-Level Petri Nets: Preface by the section editor. 369-371 - Gérard Berthelot, Laure Petrucci:
Specification and validation of a concurrent system: an educational project. 372-381 - Leo Ojala, Nisse Husberg, Teemu Tynjälä:
Modelling and analysing a distributed dynamic channel allocation algorithm for mobile computing using high-level net methods. 382-393 - Hartmann J. Genrich, Robert Küffner, Klaus Voss:
Executable Petri net models for the analysis of metabolic pathways. 394-404 - Simona Bernardi, Susanna Donatelli, András Horváth:
Implementing compositionality for stochastic Petri nets. 417-430 - David P. L. Simons, Mariëlle Stoelinga:
Mechanical verification of the IEEE 1394a root contention protocol using Uppaal2k. 469-485
- Matthias Anlauff, Samarjit Chakraborty, Philipp W. Kutter, Alfonso Pierantonio, Lothar Thiele:
Generating an action notation environment from Montages descriptions. 431-455 - Ekkart Kindler, Michael Weber:
The Petri Net Kernel - An infrastructure for building Petri net tools. 486-497