default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Volume 40
Volume 40, Number 1, January 2021
- Minho Ha
, Younghoon Byun, Seungsik Moon, Youngjoo Lee, Sunggu Lee:
Layerwise Buffer Voltage Scaling for Energy-Efficient Convolutional Neural Network. 1-10 - Kyle Juretus, Ioannis Savidis:
Synthesis of Hidden State Transitions for Sequential Logic Locking. 11-23 - Boyou Zhou, Aydan Aksoylar, Kyle Vigil, Ronen Adato, Jian Tan, Bennett B. Goldberg, M. Selim Ünlü, Ajay Joshi:
Hardware Trojan Detection Using Backside Optical Imaging. 24-37 - Kyle Juretus, Ioannis Savidis:
Increased Output Corruption and Structural Attack Resilience for SAT Attack Secure Logic Locking. 38-51 - Jinhua Cui, Junwei Liu, Jianhang Huang, Laurence T. Yang:
SmartHeating: On the Performance and Lifetime Improvement of Self-Healing SSDs. 52-65 - Weihua Liu, Fei Wu, Meng Zhang, Chengmo Yang, Zhonghai Lu, Jiguang Wan, Changsheng Xie:
DEPS: Exploiting a Dynamic Error Prechecking Scheme to Improve the Read Performance of SSD. 66-77 - Yiwen Zhang:
Energy-Aware Mixed-criticality Sporadic Task Scheduling Algorithm. 78-86 - Sung-Ming Wu, Kai-Hsiang Lin, Li-Pin Chang:
Integrating LSM Trees With Multichip Flash Translation Layer for Write-Efficient KVSSDs. 87-100 - Zhehui Wang, Zhifei Wang, Jiang Xu, Jun Feng, Shixi Chen, Xuanqi Chen, Jiaxu Zhang:
Reduce Loss and Crosstalk in Integrated Silicon-Photonic Multistage Switching Fabrics Through Multichip Partition. 101-114 - Chunfeng Liu, Xing Huang, Bing Li, Hailong Yao, Paul Pop, Tsung-Yi Ho, Ulf Schlichtmann:
DCSA: Distributed Channel-Storage Architecture for Flow-Based Microfluidic Biochips. 115-128 - Zhuoran Song, Yanan Sun, Lerong Chen, Tianjian Li, Naifeng Jing, Xiaoyao Liang, Li Jiang:
ITT-RNA: Imperfection Tolerable Training for RRAM-Crossbar-Based Deep Neural-Network Accelerator. 129-142 - Mohammed Shayan, Sukanta Bhattacharjee, Robert Wille, Krishnendu Chakrabarty, Ramesh Karri:
How Secure Are Checkpoint-Based Defenses in Digital Microfluidic Biochips? 143-156 - Dimitrios Baxevanakis, Paul P. Sotiriadis:
A General Time-Domain Method for Harmonic Distortion Estimation in CMOS Circuits. 157-170 - Jingwen Leng, Alper Buyuktosunoglu, Ramon Bertran, Pradip Bose, Yazhou Zu, Vijay Janapa Reddi:
Predictive Guardbanding: Program-Driven Timing Margin Reduction for GPUs. 171-184 - Zhanwei Zhong, Guoliang Li, Qinfu Yang, Krishnendu Chakrabarty:
Access-Time Minimization for the IJTAG Network Using Data Broadcast and Hardware Parallelism. 185-198 - Wenfei Zhang, Yaoyao Ye:
A Table-Free Approximate Q-Learning-Based Thermal-Aware Adaptive Routing for Optical NoCs. 199-203
Volume 40, Number 2, February 2021
- Xinmi Yang, Jiayue Li, Xueguan Liu, Changrong Liu, Kemeng Huang, Bo Hou:
An Efficient Analysis Method for LTCC Ridge Waveguide Bandpass Filters via Database Searching. 205-217 - Shuo-Han Chen, Ming-Chang Yang, Yuan-Hao Chang:
Optimizing Lifetime Capacity and Read Performance of Bit-Alterable 3-D NAND Flash. 218-231 - Quan Zhou, Guohui Li, Chunyang Zhou, Jianjun Li:
Limited Busy Periods in Response Time Analysis for Tasks Under Global EDF Scheduling. 232-245 - Zirui Xu, Fuxun Yu, Zhuwei Qin, Chenchen Liu, Xiang Chen:
DiReCtX: Dynamic Resource-Aware CNN Reconfiguration Framework for Real-Time Mobile Applications. 246-259 - Mengquan Li, Weichen Liu, Luan H. K. Duong, Peng Chen, Lei Yang, Chunhua Xiao:
Contention-Aware Routing for Thermal-Reliable Optical Networks-on-Chip. 260-273 - Hao Zhang, Ke Liu, Mengying Zhao, Zhaoyan Shen, Xiaojun Cai, Zhiping Jia:
Pearl: Performance-Aware Wear Leveling for Nonvolatile FPGAs. 274-286 - Yuhang Zhang, Guanghui He, Guoxing Wang, Yongfu Li:
Efficient and Robust RRAM-Based Convolutional Weight Mapping With Shifted and Duplicated Kernel. 287-300 - Junnan Shan, Mihai T. Lazarescu, Jordi Cortadella, Luciano Lavagno, Mario R. Casu:
CNN-on-AWS: Efficient Allocation of Multikernel Applications on Multi-FPGA Platforms. 301-314 - Amr G. Wassal, Ahmed M. Ibrahim, Ayman AboElHassan:
Multistage Multirate Transfer Function Automated Synthesis Using Hybrid Sampling Strategy-Based Differential Evolution. 315-325 - Shubham Jain, Abhronil Sengupta, Kaushik Roy, Anand Raghunathan:
RxNN: A Framework for Evaluating Deep Neural Networks on Resistive Crossbars. 326-338 - Gerold Fink, Medina Hamidovic, Werner Haselmayr, Robert Wille:
Automatic Design of Droplet-Based Microfluidic Ring Networks. 339-349 - Liang Chen, Sheldon X.-D. Tan, Zeyu Sun, Shaoyi Peng, Min Tang, Junfa Mao:
A Fast Semi-Analytic Approach for Combined Electromigration and Thermomigration Analysis for General Multisegment Interconnects. 350-363 - John Vista, Ashish Ranjan:
Flux Controlled Floating Memristor Employing VDTA: Incremental or Decremental Operation. 364-372 - Mohamed Baker Alawieh, Yibo Lin, Zaiwei Zhang, Meng Li, Qixing Huang, David Z. Pan:
GAN-SRAF: Subresolution Assist Feature Generation Using Generative Adversarial Networks. 373-385 - Renjian Pan, Zhaobo Zhang, Xin Li, Krishnendu Chakrabarty, Xinli Gu:
Black-Box Test-Cost Reduction Based on Bayesian Network Models. 386-399 - Yun-Jhe Jiang, Kuo-Hao Wu, Shao-Yun Fang:
Manufacturability Enhancement With Dummy via Insertion for DSA-MP Lithography Using Multiple BCP Materials. 400-404
Volume 40, Number 3, March 2021
- Aysha S. Shanta, Md. Badruddoja Majumder, Md Sakib Hasan, Garrett S. Rose:
Physically Unclonable and Reconfigurable Computing System (PURCS) for Hardware Security Applications. 405-418 - Ali Hoseinghorban, Mohammad Reza Bahrami, Alireza Ejlali, Mohammad Ali Abam:
CHANCE: Capacitor Charging Management Scheme in Energy Harvesting Systems. 419-429 - Shunzhuo Wang, You Zhou, Jiaona Zhou, Fei Wu, Changsheng Xie:
An Efficient Data Migration Scheme to Optimize Garbage Collection in SSDs. 430-443 - Tim Daulby, Anand Savanth, Geoff V. Merrett, Alex S. Weddell:
Improving the Forward Progress of Transient Systems. 444-452 - Yuting Dai, Rui Zhang, Rui Xue, Benyong Liu, Tao Li:
Toward Efficient Execution of Mainstream Deep Learning Frameworks on Mobile Devices: Architectural Implications. 453-466 - Umberto Garlando, Fabrizio Riente, Mariagrazia Graziano:
FUNCODE: Effective Device-to-System Analysis of Field-Coupled Nanocomputing Circuit Designs. 467-478 - Yehya Nasser, Jordane Lorandel, Jean-Christophe Prévotet, Maryline Hélard:
RTL to Transistor Level Power Modeling and Estimation Techniques for FPGA and ASIC: A Survey. 479-493 - Yu-Chen Liao, Wai-Kei Mak:
Pin Assignment Optimization for Multi-2.5D FPGA-Based Systems With Time-Multiplexed I/Os. 494-506 - Xiaoyi Wang, Shaobin Ma, Sheldon X.-D. Tan, Chase Cook, Liang Chen, Jianlei Yang, Wenjian Yu:
Fast Physics-Based Electromigration Analysis for Full-Chip Networks by Efficient Eigenfunction-Based Solution. 507-520 - Chaoxun Pan, Qinghui Hong, Xiaoping Wang:
A Novel Memristive Chaotic Neuron Circuit and Its Application in Chaotic Neural Networks for Associative Memory. 521-532 - Chen-Hao Hsu, Shao-Chun Hung, Hao Chen, Fan-Keng Sun, Yao-Wen Chang:
A DAG-Based Algorithm for Obstacle-Aware Topology-Matching On-Track Bus Routing. 533-546 - Andrew B. Kahng, Lutong Wang, Bangqi Xu:
TritonRoute: The Open-Source Detailed Router. 547-559 - Jianli Chen, Yao-Wen Chang, Yu-Chen Huang:
Analytical Placement Considering the Electron-Beam Fogging Effect. 560-573 - Hongyu An, Mohammad Shah Al-Mamun, Marius Orlowski, Lingjia Liu, Yang Yi:
Robust Deep Reservoir Computing Through Reliable Memristor With Improved Heat Dissipation Capability. 574-583 - Friedrich Hapke, Will Howell, Peter C. Maxwell, Edward Brazil, Srikanth Venkataraman, Rudrajit Dutta, Andreas Glowatz, Anja Fast, Janusz Rajski:
Defect-Oriented Test: Effectiveness in High Volume Manufacturing. 584-597 - Irith Pomeranz:
Maximal Independent Fault Set for Gate-Exhaustive Faults. 598-602 - Junzhe Cai, Changhao Yan, Yudong Tao, Yibo Lin, Sheng-Guo Wang, David Z. Pan, Xuan Zeng:
A Novel and Unified Full-Chip CMP Model Aware Dummy Fill Insertion Framework With SQP-Based Optimization Method. 603-607
Volume 40, Number 4, April 2021
- Abhishek Chakraborty, Yuntao Liu, Ankur Srivastava:
Evaluating the Security of Delay-Locked Circuits. 608-619 - Changhai Ou, Siew-Kei Lam, Degang Sun, Xinping Zhou, Kexin Qiao, Qu Wang:
SNR-Centric Power Trace Extractors for Side-Channel Attacks. 620-632 - Khushboo Rani, Hemangee K. Kapoor:
Investigating Frequency Scaling, Nonvolatile, and Hybrid Memory Technologies for On-Chip Routers to Support the Era of Dark Silicon. 633-645 - Javad Saber-Latibari, Mohsen Ansari, Pourya Gohari-Nazari, Sina Yari-Karin, Amir Mahdi Hosseini Monazzah, Alireza Ejlali:
READY: Reliability- and Deadline-Aware Power-Budgeting for Heterogeneous Multicore Systems. 646-654 - Naoya Onizawa, Kaito Nishino, Sean C. Smithson, Brett H. Meyer, Warren J. Gross, Hitoshi Yamagata, Hiroyuki Fujita, Takahiro Hanyu:
A Design Framework for Invertible Logic. 655-665 - Wentai Zhang, Linjun Qiao, William Hsu, Yong Cui, Ming Jiang, Guojie Luo:
FPGA Acceleration for 3-D Low-Dose Tomographic Reconstruction. 666-679 - Mathieu Dumont, Mathieu Lisart, Philippe Maurine:
Modeling and Simulating Electromagnetic Fault Injection. 680-693 - Sheriff Sadiqbatcha, Jinwei Zhang, Hengyang Zhao, Hussam Amrouch, Jörg Henkel, Sheldon X.-D. Tan:
Post-Silicon Heat-Source Identification and Machine-Learning-Based Thermal Modeling Using Infrared Thermal Imaging. 694-707 - Konstantin O. Petrosyants, Lev M. Sambursky, Maxim V. Kozhukhov, Mamed R. Ismail-Zade, Igor A. Kharitonov, Bo Li:
SPICE Compact BJT, MOSFET, and JFET Models for ICs Simulation in the Wide Temperature Range (From -200 °C to +300 °C). 708-722 - O. V. S. Shashank Ram, Sneh Saurabh:
Modeling Multiple-Input Switching in Timing Analysis Using Machine Learning. 723-734 - He-Teng Zhang, Masahiro Fujita, Chung-Kuan Cheng, Jie-Hong R. Jiang:
SAT-Based On-Track Bus Routing. 735-747 - Yibo Lin, Zixuan Jiang, Jiaqi Gu, Wuxi Li, Shounak Dhar, Haoxing Ren, Brucek Khailany, David Z. Pan:
DREAMPlace: Deep Learning Toolkit-Enabled GPU Acceleration for Modern VLSI Placement. 748-761 - Chengning Wang, Dan Feng, Wei Tong, Yu Hua, Jingning Liu, Bing Wu, Wei Zhao, Linghao Song, Yang Zhang, Jie Xu, Xueliang Wei, Yiran Chen:
Improving Multilevel Writes on Vertical 3-D Cross-Point Resistive Memory. 762-775 - Tsung-Wei Huang, Guannan Guo, Chun-Xun Lin, Martin D. F. Wong:
OpenTimer v2: A New Parallel Incremental Timing Analysis Engine. 776-789 - Yu-Hsiang Chen, Chia-Ming Hsu, Kuen-Jong Lee:
Test Chips With Scan-Based Logic Arrays. 790-802 - Irith Pomeranz:
PRESERVE: Static Test Compaction that Preserves Individual Numbers of Tests. 803-807
Volume 40, Number 5, May 2021
- Weidong Cao, Liu Ke, Ayan Chakrabarti, Xuan Zhang:
Evaluating Neural Network-Inspired Analog-to-Digital Conversion With Low-Precision RRAM. 808-821 - Julian Leonhard, Alhassan Sayed, Marie-Minerve Louërat, Hassan Aboushady, Haralampos-G. D. Stratigopoulos:
Analog and Mixed-Signal IC Security via Sizing Camouflaging. 822-835 - Baogang Zhang, Necati Uysal, Rickard Ewetz:
Computational Restructuring: Rethinking Image Compression Using Resistive Crossbar Arrays. 836-849 - Sai Vineel Reddy Chittamuru, Ishan G. Thakkar, Sudeep Pasricha, Sairam Sri Vatsavai, Varun Bhat:
Exploiting Process Variations to Secure Photonic NoC Architectures From Snooping Attacks. 850-863 - Feng Wang, Guojie Luo, Guangyu Sun, Jiaxi Zhang, Jinfeng Kang, Yuhao Wang, Dimin Niu, Hongzhong Zheng:
STAR: Synthesis of Stateful Logic in RRAM Targeting High Area Utilization. 864-877 - Xinyuan Qu, Zhihong Huang, Yu Xu, Ning Mao, Gang Cai, Zhen Fang:
Cheetah: An Accurate Assessment Mechanism and a High-Throughput Acceleration Architecture Oriented Toward Resource Efficiency. 878-891 - Gyoung-Hwan Hyun, Taewhan Kim:
Allocation of Multibit Retention Flip-Flops for Power Gated Circuits: Algorithm-Design Unified Approach. 892-903 - Nian-Ze Lee, Jie-Hong R. Jiang:
Constraint Solving for Synthesis and Verification of Threshold Logic Circuits. 904-917 - Ying Wang, Yongchen Wang, Cong Shi, Long Cheng, Huawei Li, Xiaowei Li:
An Edge 3D CNN Accelerator for Low-Power Activity Recognition. 918-930 - Jingjing Guo, Peng Cao, Mengxiao Li, Yu Gong, Zhiyuan Liu, Geng Bai, Jun Yang:
Semi-Analytical Path Delay Variation Model With Adjacent Gates Decorrelation for Subthreshold Circuits. 931-944 - Jin-Tai Yan:
Length-Matching-Constrained Region Routing in Rapid Single-Flux-Quantum Circuits. 945-956 - Hao-Chiang Shao, Chao-Yi Peng, Jun-Rei Wu, Chia-Wen Lin, Shao-Yun Fang, Pin-Yen Tsai, Yan-Hsiu Liu:
From IC Layout to Die Photograph: A CNN-Based Data-Driven Approach. 957-970 - Biresh Kumar Joardar, Janardhan Rao Doppa, Partha Pratim Pande, Hai Li, Krishnendu Chakrabarty:
AccuReD: High Accuracy Training of CNNs on ReRAM/GPU Heterogeneous 3-D Architecture. 971-984 - V. S. Vineesh, Binod Kumar, Rushikesh Shinde, Neelam Sharma, Masahiro Fujita, Virendra Singh:
Enhanced Design Debugging With Assistance From Guidance-Based Model Checking. 985-998 - Alvaro Cintas Canto, Mehran Mozaffari Kermani, Reza Azarderakhsh:
Reliable Architectures for Composite-Field-Oriented Constructions of McEliece Post-Quantum Cryptography on FPGA. 999-1003 - Irith Pomeranz:
Padding of LFSR Seeds for Reduced Input Test Data Volume. 1004-1008
Volume 40, Number 6, June 2021
- Rajesh K. Gupta, David Atienza:
Editorial. 1009 - Wei Hu, Chip-Hong Chang, Anirban Sengupta, Swarup Bhunia, Ryan Kastner, Hai Li:
An Overview of Hardware Security and Trust: Threats, Countermeasures, and Design Tools. 1010-1038 - Changhai Ou, Siew-Kei Lam, Guiyuan Jiang:
The Science of Guessing in Collision-Optimized Divide-and-Conquer Attacks. 1039-1051 - Changhai Ou, Xinping Zhou, Siew-Kei Lam, Chengju Zhou, Fangxin Ning:
Information Entropy-Based Leakage Profiling. 1052-1062 - Fan Zhang, Bolin Yang, Bojie Yang, Yiran Zhang, Xuanle Ren, Shivam Bhasin, Kui Ren:
Design and Evaluation of Fluctuating Power Logic to Mitigate Power Analysis at the Cell Level. 1063-1076 - Haocheng Ma, Jiaji He, Yanjiang Liu, Leibo Liu, Yiqiang Zhao, Yier Jin:
Security-Driven Placement and Routing Tools for Electromagnetic Side-Channel Protection. 1077-1089 - Naman Singhal, Priyanka Joshi, Bodhisatwa Mazumdar:
Entropy Reduction Model for Pinpointing Differential Fault Analysis on SIMON and SIMECK Ciphers. 1090-1101 - Guorui Xu, Fan Zhang, Bolin Yang, Xinjie Zhao, Wei He, Kui Ren:
Pushing the Limit of PFA: Enhanced Persistent Fault Analysis on Block Ciphers. 1102-1116 - Shihui Zheng, Xudong Liu, Shoujin Zang, Yihao Deng, Dongqi Huang, Changhai Ou:
A Persistent Fault-Based Collision Analysis Against the Advanced Encryption Standard. 1117-1129 - Pengfei Qiu, Dongsheng Wang, Yongqiang Lyu, Ruidong Tian, Chunlu Wang, Gang Qu:
VoltJockey: A New Dynamic Voltage Scaling-Based Fault Injection Attack on Intel SGX. 1130-1143 - Fan Zhang, Ziyuan Liang, Cong Zuo, Jun Shao, Jianting Ning, Jun Sun, Joseph K. Liu, Yibao Bao:
hPRESS: A Hardware-Enhanced Proxy Re-Encryption Scheme Using Secure Enclave. 1144-1157 - Benjamin Tan, Rana Elnaggar, Jason M. Fung, Ramesh Karri, Krishnendu Chakrabarty:
Toward Hardware-Based IP Vulnerability Detection and Post-Deployment Patching in Systems-on-Chip. 1158-1171 - Peizhou Gan, Xiaojin Zhao, Yuan Cao:
An All-MOSFET Voltage Reference-Based PUF Featuring Low BER Sensitivity to VT Variations and 163 fJ/Bit in 180-nm CMOS. 1172-1182 - Chongyan Gu, Chip-Hong Chang, Weiqiang Liu, Shichao Yu, Yale Wang, Máire O'Neill:
A Modeling Attack Resistant Deception Technique for Securing Lightweight-PUF-Based Authentication. 1183-1196 - Pranesh Santikellur, Rajat Subhra Chakraborty:
A Computationally Efficient Tensor Regression Network-Based Modeling Attack on XOR Arbiter PUF and Its Variants. 1197-1206 - Libang Zhang, Xinpeng Xing, Junfeng Fan, Zongyue Wang, Suying Wang:
Multilabel Deep Learning-Based Side-Channel Attack. 1207-1216 - Priyank Kashyap, Furkan Aydin, Seetal Potluri, Paul D. Franzon, Aydin Aysu:
2Deep: Enhancing Side-Channel Attacks on Lattice-Based Key-Exchange via 2-D Deep Learning. 1217-1229 - Xing Hu, Yang Zhao, Lei Deng, Ling Liang, Pengfei Zuo, Jing Ye, Yingyan Lin, Yuan Xie:
Practical Attacks on Deep Neural Networks by Memory Trojaning. 1230-1243 - Kang Liu, Benjamin Tan, Ramesh Karri, Siddharth Garg:
Training Data Poisoning in ML-CAD: Backdooring DL-Based Lithographic Hotspot Detectors. 1244-1257 - Fuxun Yu, Zhuwei Qin, Chenchen Liu, Di Wang, Xiang Chen:
REIN the RobuTS: Robust DNN-Based Image Recognition in Autonomous Driving Systems. 1258-1271 - Jingwen Leng, Alper Buyuktosunoglu, Ramon Bertran, Pradip Bose, Yazhou Zu, Vijay Janapa Reddi:
Erratum to "Predictive Guardbanding: Program-Driven Timing Margin Reduction for GPUs". 1272
Volume 40, Number 7, July 2021
- Tinghuan Chen, Bingqing Lin, Hao Geng, Shiyan Hu, Bei Yu:
Leveraging Spatial Correlation for Sensor Drift Calibration in Smart Building. 1273-1286 - Yangdi Lyu, Prabhat Mishra:
Scalable Activation of Rare Triggers in Hardware Trojans by Repeated Maximal Clique Sampling. 1287-1300 - Rana Elnaggar, Ramesh Karri, Krishnendu Chakrabarty:
Security Against Data-Sniffing and Alteration Attacks in IJTAG. 1301-1314 - Md Toufiq Hasan Anik, Jean-Luc Danger, Sylvain Guilley, Naghmeh Karimi:
Detecting Failures and Attacks via Digital Sensors. 1315-1326 - Ning Lin, Xiaoming Chen, Hang Lu, Xiaowei Li:
Chaotic Weights: A Novel Approach to Protect Intellectual Property of Deep Neural Networks. 1327-1339 - Zhengguo Chen, Youtao Zhang, Nong Xiao:
CacheTree: Reducing Integrity Verification Overhead of Secure Nonvolatile Memories. 1340-1353 - You Zhou, Fei Wu, Weizhou Huang, Changsheng Xie:
LiveSSD: A Low-Interference RAID Scheme for Hardware Virtualized SSDs. 1354-1366 - Chaoshu Yang, Po-Chun Huang, Yi Lin, Jiaqi Dong, Duo Liu, Yujuan Tan, Liang Liang:
Making Frequent-Pattern Mining Scalable, Efficient, and Compact on Nonvolatile Memories. 1367-1380 - Peng Chen, Weichen Liu, Hui Chen, Shiqing Li, Mengquan Li, Lei Yang, Nan Guan:
Reduced Worst-Case Communication Latency Using Single-Cycle Multihop Traversal Network-on-Chip. 1381-1394 - Zhaoyan Shen, Lei Han, Chenlin Ma, Zhiping Jia, Tao Li, Zili Shao:
Leveraging the Interplay of RAID and SSD for Lifetime Optimization of Flash-Based SSD RAID. 1395-1408 - Xuanqi Chen, Jun Feng, Jiang Xu, Jiaxu Zhang, Shixi Chen:
Simultaneously Tolerate Thermal and Process Variations Through Indirect Feedback Tuning for Silicon Photonic Networks. 1409-1422 - Farhana Sharmin Snigdha, Susmita Dey Manasi, Jiang Hu, Sachin S. Sapatnekar:
SeFAct2: Selective Feature Activation for Energy-Efficient CNNs Using Optimized Thresholds. 1423-1436 - Lingjie Li, Wenjian Yu:
Efficient and Accuracy-Ensured Waveform Compression for Transient Circuit Simulation. 1437-1449 - Breytner Fernández-Mesa, Liliana Andrade, Frédéric Pétrot:
Synchronization of Continuous Time and Discrete Events Simulation in SystemC. 1450-1463 - Haoyu Yang, Shuhe Li, Cyrus Tabery, Bingqing Lin, Bei Yu:
Bridging the Gap Between Layout Pattern Sampling and Hotspot Detection via Batch Active Learning. 1464-1475 - Yiyang Jiang, Fan Yang, Bei Yu, Dian Zhou, Xuan Zeng:
Efficient Layout Hotspot Detection via Binarized Residual Neural Network Ensemble. 1476-1488 - Gang Chen, Xiaoyu Song, Guowu Yang, Ting Wang, Xiaoqiao Mu, Yongqian Fan:
A Formal Proof of PG Recurrence Equations of Parallel Adders. 1489-1494 - Chao Wang, Lihui Jin, Lei Gong, Chongchong Xu, Yahui Hu, Luchao Tan, Xuehai Zhou:
Tinker: A Middleware for Deploying Multiple NN-Based Applications on a Single Machine. 1495-1499
Volume 40, Number 8, August 2021
- Dilip Kumar Maity, Surajit Kumar Roy, Chandan Giri:
TSV-Cluster Defect Tolerance Using Tree-Based Redundancy for Yield Improvement of 3-D ICs. 1500-1510 - Tuotian Liao, Lihong Zhang:
An LDE-Aware gm/ID-Based Hybrid Sizing Method for Analog Integrated Circuits. 1511-1524 - Paul P. Sotiriadis, Christos G. Adamopoulos, Dimitrios Baxevanakis, Panagiotis G. Zarkos, Iason Vassiliou:
RF Switched-Capacitor Power Amplifier Modeling. 1525-1530 - Michael Zuzak, Yuntao Liu, Ankur Srivastava:
Trace Logic Locking: Improving the Parametric Space of Logic Locking. 1531-1544 - Fateme S. Hosseini, Chengmo Yang:
A Compile-Time Framework for Tolerating Read Disturbance in STT-RAM. 1545-1558 - Davide Pala, Ivan Miro-Panades, Olivier Sentieys:
Freezer: A Specialized NVM Backup Controller for Intermittently Powered Systems. 1559-1572 - Palash Das, Hemangee K. Kapoor:
nZESPA: A Near-3D-Memory Zero Skipping Parallel Accelerator for CNNs. 1573-1585 - Peng Gu, Xinfeng Xie, Shuangchen Li, Dimin Niu, Hongzhong Zheng, Krishna T. Malladi, Yuan Xie:
DLUX: A LUT-Based Near-Bank Accelerator for Data Center Deep Learning Training Workloads. 1586-1599 - Michael Canesche, Marcelo M. Menezes, Westerley Carvalho, Frank Sill Torres, Peter Jamieson, José Augusto Miranda Nacif, Ricardo S. Ferreira:
TRAVERSAL: A Fast and Adaptive Graph-Based Placement and Routing for CGRAs. 1600-1612 - Jinyu Wang, Yifei Kang, Weiguo Wu, Guoliang Xing, Linlin Tu:
DUPRFloor: Dynamic Modeling and Floorplanning for Partially Reconfigurable FPGAs. 1613-1625 - Foisal Ahmed, Michihiro Shintani, Michiko Inoue:
Accurate Recycled FPGA Detection Using an Exhaustive-Fingerprinting Technique Assisted by WID Process Variation Modeling. 1626-1639 - Shiping Wen, Jiadong Chen, Yingcheng Wu, Zheng Yan, Yuting Cao, Yin Yang, Tingwen Huang:
CKFO: Convolution Kernel First Operated Algorithm With Applications in Memristor-Based Convolutional Neural Network. 1640-1647 - Yun Liang, Liqiang Lu, Jiaming Xie:
OMNI: A Framework for Integrating Hardware and Software Optimizations for Sparse CNNs. 1648-1661 - Yan Liao, Bin Gao, Peng Yao, Wenqiang Zhang, Jianshi Tang, Huaqiang Wu, He Qian:
Diagonal Matrix Regression Layer: Training Neural Networks on Resistive Crossbars With Interconnect Resistance Effect. 1662-1671 - Apostolos Stefanidis, Dimitrios Mangiras, Chrysostomos Nicopoulos, David G. Chinnery, Giorgos Dimitrakopoulos:
Autonomous Application of Netlist Transformations Inside Lagrangian Relaxation-Based Optimization. 1672-1686 - Tsung-Wei Huang, Yibo Lin, Chun-Xun Lin, Guannan Guo, Martin D. F. Wong:
Cpp-Taskflow: A General-Purpose Parallel Task Programming System at Scale. 1687-1700 - Huanhuan Ran, Shiping Wen, Shiqin Wang, Yuting Cao, Pan Zhou, Tingwen Huang:
Memristor-Based Edge Computing of ShuffleNetV2 for Image Classification. 1701-1710 - Irith Pomeranz, M. Enamul Amyeen:
Hybrid Pass/Fail and Full Fail Data for Reduced Fail Data Volume. 1711-1720 - Sachin Maheshwari, Viv A. Bartlett, Izzet Kale:
A VHDL-Based Modeling Approach for Rapid Functional Simulation and Verification of Adiabatic Circuits. 1721-1725
Volume 40, Number 9, September 2021
- Abraham Peedikayil Kuruvila, Shamik Kundu, Kanad Basu:
Defending Hardware-Based Malware Detectors Against Adversarial Attacks. 1727-1739 - Nimisha Limaye, Emmanouil Kalligeros, Nikolaos Karousos, Irene G. Karybali, Ozgur Sinanoglu:
Thwarting All Logic Locking Attacks: Dishonest Oracle With Truly Random Logic Locking. 1740-1753 - Akhil Raj Baranwal, Salim Ullah, Siva Satyendra Sahoo, Akash Kumar:
ReLAccS: A Multilevel Approach to Accelerator Design for Reinforcement Learning on FPGA-Based Systems. 1754-1767 - Alberto Marchisio, Vojtech Mrazek, Muhammad Abdullah Hanif, Muhammad Shafique:
DESCNet: Developing Efficient Scratchpad Memories for Capsule Network Hardware. 1768-1781 - Yu Liang, Cheng Ji, Chenchen Fu, Rachata Ausavarungnirun, Qiao Li, Riwei Pan, Siyu Chen, Liang Shi, Tei-Wei Kuo, Chun Jason Xue:
iTRIM: I/O-Aware TRIM for Improving User Experience on Mobile Devices. 1782-1795 - Jiaqi Gu, Zheng Zhao, Chenghao Feng, Zhoufeng Ying, Mingjie Liu, Ray T. Chen, David Z. Pan:
Toward Hardware-Efficient Optical Neural Networks: Beyond FFT Architecture via Joint Learnability. 1796-1809 - Lukas Burgholzer, Robert Wille:
Advanced Equivalence Checking for Quantum Circuits. 1810-1824 - Arighna Deb, Gerhard W. Dueck, Robert Wille:
Exploring the Potential Benefits of Alternative Quantum Computing Architectures. 1825-1835 - Jing Wang, Yaoyao Ye:
Ant Colony Optimization-Based Thermal-Aware Adaptive Routing Mechanism for Optical NoCs. 1836-1849 - Minghua Shen, Guojie Luo, Nong Xiao:
Combining Static and Dynamic Load Balance in Parallel Routing for FPGAs. 1850-1863 - Weiyun Jiang, Kaiqi Zhang, Colin Yu Lin, Feng Xing, Zheng Zhang:
Sparse Tucker Tensor Decomposition on a Hybrid FPGA-CPU Platform. 1864-1873 - Shanlin Xiao, Weikun Liu, Junshu Lin, Zhiyi Yu:
A Data-Driven Asynchronous Neural Network Accelerator. 1874-1886 - Alexander Jones, Rashmi Jha:
A Compact Gated-Synapse Model for Neuromorphic Circuits. 1887-1895 - Neng Zhang, Qiao Qin, Zongsheng Hou, Bohan Yang, Shouyi Yin, Shaojun Wei, Leibo Liu:
Efficient Comparison and Addition for FHE With Weighted Computational Complexity Model. 1896-1908 - Yi-Ting Lin, Iris Hui-Ru Jiang:
Novel Guiding Template and Mask Assignment for DSA-MP Hybrid Lithography Using Multiple BCP Materials. 1909-1919 - Mengyun Liu, Fangming Ye, Xin Li, Krishnendu Chakrabarty, Xinli Gu:
Board-Level Functional Fault Identification Using Streaming Data. 1920-1933 - Natsuki Urabe, Rupak Majumdar:
Verifying Asymptotic Temporal Properties of Continuous-State Probabilistic Systems. 1934-1946 - Mohammadreza Asadikouhanjani, Seok-Bum Ko:
Enhancing the Utilization of Processing Elements in Spatial Deep Neural Network Accelerators. 1947-1951 - Tianming Ni, Qi Xu, Zhengfeng Huang, Huaguo Liang, Aibin Yan, Xiaoqing Wen:
A Cost-Effective TSV Repair Architecture for Clustered Faults in 3-D IC. 1952-1956
Volume 40, Number 10, October 2021
- Yuxiang Fu, Chuan Zhang, Wenqing Song, Qinyu Chen, Hui Chen, Minghao Zhou, Li Li:
Optimizing Vertical Link Placement and Congestion Aware Dynamic Elevator Assignment for Partially Connected 3D-NoCs. 1957-1970 - Joshua Potter, William H. Grover, Philip Brisk:
Dynamic Radial Placement and Routing in Paper Microfluidics. 1971-1984 - Haocheng Ma, Jiaji He, Yanjiang Liu, Jun Kuai, He Li, Leibo Liu, Yiqiang Zhao:
On-Chip Trust Evaluation Utilizing TDC-Based Parameter-Adjustable Security Primitive. 1985-1994 - Haocheng Li, Satwik Patnaik, Mohammed Ashraf, Haoyu Yang, Johann Knechtel, Bei Yu, Ozgur Sinanoglu, Evangeline F. Y. Young:
Deep Learning Analysis for Split-Manufactured Layouts With Routing Perturbation. 1995-2008 - Behnaz Ranjbar, Tuan D. A. Nguyen, Alireza Ejlali, Akash Kumar:
Power-Aware Runtime Scheduler for Mixed-Criticality Systems on Multicore Platform. 2009-2023 - Runyu Zhang, Duo Liu, Zhaoyan Shen, Xiongxiong She, Chaoshu Yang, Xianzhang Chen, Yujuan Tan, Chengliang Wang:
Bridging Mismatched Granularity Between Embedded File Systems and Flash Memory. 2024-2035 - Levent Aksoy, Nihat Akkan, Herman Sedef, Mustafa Altun:
Realization of Logic Functions Using Switching Lattices Under a Delay Constraint. 2036-2048 - Jilan Lin, Cheng-Da Wen, Xing Hu, Tianqi Tang, Ing-Chao Lin, Yu Wang, Yuan Xie:
Rescuing RRAM-Based Computing From Static and Dynamic Faults. 2049-2062 - Zhanwei Zhong, Tung-Che Liang, Krishnendu Chakrabarty:
Enhancing the Reliability of MEDA Biochips Using IJTAG and Wear Leveling. 2063-2076 - Kang Liu, Benjamin Tan, Gaurav Rajavendra Reddy, Siddharth Garg, Yiorgos Makris, Ramesh Karri:
Bias Busters: Robustifying DL-Based Lithographic Hotspot Detectors Against Backdooring Attacks. 2077-2089 - Maedeh Hemmat, Joshua San Miguel, Azadeh Davoodi:
AirNN: A Featherweight Framework for Dynamic Input-Dependent Approximation of CNNs. 2090-2103 - Brian Crites, Cody Falzone, Tristan Lopez, Karen Kong, Philip Brisk:
Reducing Microfluidic Very Large-Scale Integration (mVLSI) Chip Area by Seam Carving. 2104-2116 - Lalit Mohan Dani, Neeraj Mishra, Anand Bulusu:
An Efficient and Accurate Variation-Aware Design Methodology for Near-Threshold MOS-Varactor-Based VCO Architectures. 2117-2127 - Jianli Chen, Yao-Wen Chang, Yen-Yi Wu:
Mixed-Cell-Height Detailed Placement Considering Complex Minimum-Implant-Area Constraints. 2128-2141 - Daeyeal Lee, Dongwon Park, Chia-Tung Ho, Ilgweon Kang, Hayoung Kim, Sicun Gao, Bill Lin, Chung-Kuan Cheng:
SP&R: SMT-Based Simultaneous Place-and-Route for Standard Cell Synthesis of Advanced Nodes. 2142-2155 - Yibo Wu, Liang Wang, Xiaohang Wang, Jie Han, Shouyi Yin, Shaojun Wei, Leibo Liu:
A Deflection-Based Deadlock Recovery Framework to Achieve High Throughput for Faulty NoCs. 2170-2183 - Dewmini Sudara Marakkalage, Eleonora Testa, Heinz Riener, Alan Mishchenko, Mathias Soeken, Giovanni De Micheli:
Three-Input Gates for Logic Synthesis. 2184-2188 - Irith Pomeranz:
Storage-Based Built-In Self-Test for Gate-Exhaustive Faults. 2189-2193 - Wei Jiang, Zhiyuan He, Jinyu Zhan, Weijia Pan:
Attack-Aware Detection and Defense to Resist Adversarial Examples. 2194-2198 - Aditya Narayan, Yvain Thonnart, Pascal Vivet, Ayse K. Coskun:
PROWAVES: Proactive Runtime Wavelength Selection for Energy-Efficient Photonic NoCs. 2156-2169
Volume 40, Number 11, November 2021
- Ersin Alaybeyoglu, Faruk Ugranli:
Analog Building Blocks Optimization for Low-Pass Filter of IEEE 802.11n Wireless LAN: OTA and CCII. 2199-2210 - Xinqian Zhang, Ming Hu, Jun Xia, Tongquan Wei, Mingsong Chen, Shiyan Hu:
Efficient Federated Learning for Cloud-Based AIoT Applications. 2211-2223 - Wen Sheng Lim, Chia-Heng Tu, Chun-Feng Wu, Yuan-Hao Chang:
iCheck: Progressive Checkpointing for Intermittent Systems. 2224-2236 - Han Xu, Ziwei Li, Ziru Li, Deliang Fan, Fei Qiao, Qi Wei, Li Luo, Xinjun Liu, Huazhong Yang:
Reducing SRAM Reading Power With Column Data Segment and Weights Correlation Enhancement for CNN Processing. 2237-2250 - Mingyang Kou, Pei-Yi Cheng, Jun Zeng, Tsung-Yi Ho, Kazuyoshi Takagi, Hailong Yao:
Splitter-Aware Multiterminal Routing With Length-Matching Constraint for RSFQ Circuits. 2251-2264 - Joshua Mack, Ruben Purdy, Kris Rockowitz, Michael Inouye, Edward Richter, Spencer Valancius, Nirmal Kumbhare, Md Sahil Hassan, Kaitlin Lindsay Fair, John Mixter, Ali Akoglu:
RANC: Reconfigurable Architecture for Neuromorphic Computing. 2265-2278 - Zhe Lin, Sharad Sinha, Wei Zhang:
Hard-ODT: Hardware-Friendly Online Decision Tree Learning Algorithm and System. 2279-2292 - Miguel de Prado, Andrew Mundy, Rabia Saeed, Maurizio Denna, Nuria Pazos, Luca Benini:
Automated Design Space Exploration for Optimized Deployment of DNN on Arm Cortex-A CPUs. 2293-2305 - Xiaochen Peng, Shanshi Huang, Hongwu Jiang, Anni Lu, Shimeng Yu:
DNN+NeuroSim V2.0: An End-to-End Benchmarking Framework for Compute-in-Memory Accelerators for On-Chip Training. 2306-2319 - Wai-Kong Lee, Ramachandra Achar:
GPU-Accelerated Adaptive PCBSO Mode-Based Hybrid RLA for Sparse LU Factorization in Circuit Simulation. 2320-2330 - Wei Li, Yuzhe Ma, Qi Sun, Lu Zhang, Yibo Lin, Iris Hui-Ru Jiang, Bei Yu, David Z. Pan:
OpenMPL: An Open-Source Layout Decomposer. 2331-2344 - Tao-Chun Yu, Shao-Yun Fang, Hsien-Shih Chiu, Kai-Shun Hu, Philip Hui-Yuh Tai, Cindy Chin-Fang Shen, Henry Sheng:
Pin Accessibility Prediction and Optimization With Deep-Learning-Based Pin Pattern Recognition. 2345-2356 - Zhuowei Wang, Xiaoyu Song, Lianglun Cheng, Hao Wang:
Activity-Driven Task Allocation in Energy-Constrained Heterogeneous GPUs Systems. 2357-2371 - Sidhartha Sankar Rout, Sujay Deb, Kanad Basu:
WiND: An Efficient Post-Silicon Debug Strategy for Network on Chip. 2372-2385 - Supriyo Maji, Cheng-Kok Koh:
A Scalable Buffer Queue Sizing Algorithm for Latency Insensitive Systems. 2386-2399 - T. Vayssade, Florence Azaïs, Laurent Latorre, François Lefèvre:
Low-Cost EVM Measurement of ZigBee Transmitters From 1-bit Undersampled Acquisition. 2400-2410 - Raouf Senhadji-Navarro, Ignacio Garcia-Vargas:
Methodology for Distributed-ROM-Based Implementation of Finite State Machines. 2411-2415 - Sayandeep Sanyal, Antonio Anastasio Bruto da Costa, Pallab Dasgupta:
Recurrence in Dense-Time AMS Assertions. 2416-2420 - Hui Wu, Zhe Su, Jilin Zhang, Shaojun Wei, Zhihua Wang, Hong Chen:
A Design Flow for Click-Based Asynchronous Circuits Design With Conventional EDA Tools. 2421-2425 - Ibrahim M. Elfadel:
On the Stability of Analog ReLU Networks. 2426-2430
Volume 40, Number 12, December 2021
- Tianyu Chen, Yuan Ma, Jingqiang Lin, Yuan Cao, Na Lv, Jiwu Jing:
A Lightweight Full Entropy TRNG With On-Chip Entropy Assurance. 2431-2444 - Akashdeep Saha, Hrivu Banerjee, Rajat Subhra Chakraborty, Debdeep Mukhopadhyay:
ORACALL: An Oracle-Based Attack on Cellular Automata Guided Logic Locking. 2445-2454 - Dharamjeet, Tseng-Yi Chen, Yuan-Hao Chang, Chun-Feng Wu, Chi-Heng Lee, Wei-Kuan Shih:
Beyond Write-Reduction Consideration: A Wear-Leveling-Enabled B⁺-Tree Indexing Scheme Over an NVRAM-Based Architecture. 2455-2466 - Imran Fareed, Mincheol Kang, Wonyoung Lee, Soontae Kim:
Update Frequency-Directed Subpage Management for Mitigating Garbage Collection and DRAM Overheads. 2467-2480 - Jing Huang, Renfa Li, Jiyao An, Haibo Zeng, Wanli Chang:
A DVFS-Weakly Dependent Energy-Efficient Scheduling Approach for Deadline-Constrained Parallel Applications on Heterogeneous Systems. 2481-2494 - Yanan Sun, Chang Ma, Zhi Li, Yilong Zhao, Jiachen Jiang, Weikang Qian, Rui Yang, Zhezhi He, Li Jiang:
Unary Coding and Variation-Aware Optimal Mapping Scheme for Reliable ReRAM-Based Neuromorphic Computing. 2495-2507 - Kalindu Herath, Alok Prakash, Suhaib A. Fahmy, Thambipillai Srikanthan:
Power-Efficient Mapping of Large Applications on Modern Heterogeneous FPGAs. 2508-2521 - Gaurav Rajavendra Reddy, Constantinos Xanthopoulos, Yiorgos Makris:
On Improving Hotspot Detection Through Synthetic Pattern-Based Database Enhancement. 2522-2527 - Mohammad Javad Dousti, Qing Xie, Mahdi Nazemi, Massoud Pedram:
Therminator 2: A Fast Thermal Simulator for Portable Devices. 2528-2541 - Alex Vidal-Obiols, Jordi Cortadella, Jordi Petit, Marc Galceran Oms, Ferran Martorell:
Multilevel Dataflow-Driven Macro Placement Guided by RTL Structure and Analytical Methods. 2542-2555 - Hao-Yu Chi, Zi-Jun Lin, Chia-Hao Hung, Chien-Nan Jimmy Liu, Hung-Ming Chen:
A Style-Based Analog Layout Migration Technique With Complete Routing Behavior Preservation. 2556-2567
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2025-05-12 21:24 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
