default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDIEEE Transactions on Circuits and Systems - Part II: Express Briefs, Volume 54-II
Volume 54-II, Number 1, January 2007
- Gianluca Setti:
Editorial: One Year at the Helm. 1-3 - Ahmed Amer, Emad Hegazi
, Hani Fikry Ragai:
A Low-Power Wideband CMOS LNA for WiMAX. 4-8 - Alfonso Carlosena, Antoni Mánuel Lázaro:
Design of High-Order Phase-Lock Loops. 9-13 - Shih-Lun Chen, Ming-Dou Ker:
An Output Buffer for 3.3-V Applications in a 0.13- μħbox m 1/2.5-V CMOS Process. 14-18 - Kyung-Ju Cho, Ji-Suk Park, Byeong-Kuk Kim, Jin-Gyun Chung, Keshab K. Parhi:
Design of a Sample-Rate Converter From CD to DAT Using Fractional Delay Allpass Filter. 19-23 - Hai Huyen Dam, Antonio Cantoni, Kok Lay Teo, Sven Nordholm:
Variable Digital Filter With Least-Square Criterion and Peak Gain Constraints. 24-28 - João Goes, João Cardoso Pereira, Nuno Paulino, Manuel Medeiros Silva:
Switched-Capacitor Multiply-By-Two Amplifier Insensitive to Component Mismatches. 29-33 - Sung-Rung Han, Chi-Nan Chuang, Shen-Iuan Liu:
A Time-Constant Calibrated Phase-Locked Loop With a Fast-Locked Time. 34-37 - Pyung-Su Han, Woo-Young Choi:
1.25/2.5-Gb/s Dual Bit-Rate Burst-Mode Clock Recovery Circuits in 0.18- μħbox m CMOS Technology. 38-42 - Kyu-Young Hwang, Woo-Jin Song:
An Affine Projection Adaptive Filtering Algorithm With Selective Regressors. 43-46 - Ming-Dou Ker, Shih-Lun Chen:
Ultra-High-Voltage Charge Pump Circuit in Low-Voltage Bulk CMOS Processes With Polysilicon Diodes. 47-51 - Edmund Y. Lam:
Blind Bi-Level Image Restoration With Iterated Quadratic Programming. 52-56 - Lei Zhang, Anamitra Makur:
Two-Dimensional Antisymmetric Linear Phase Filter Bank Construction Using Symmetric Completion. 57-60 - Hong Li, Zhong Li, Wolfgang A. Halang, Bo Zhang, Guanrong Chen:
Analyzing Chaotic Spectra of DC-DC Converters Using the Prony Method. 61-65 - Rosario Mita, Gaetano Palumbo, Massimo Poli:
Propagation Delay of an RC-Chain With a Ramp Input. 66-70 - Juuso T. Olkkonen, Hannu Olkkonen:
Discrete Lattice Wavelet Transform. 71-75 - Tongyu Song, Jingyu Hu, Xiaohong Li, Shouli Yan:
A Constant- gm Constant-Slew-Rate Rail-to-Rail Input Stage With Static Feedback and Dynamic Current Steering for VLSI Cell Libraries. 76-80 - Wei-Yen Wang, Ming Chih Lu, Hung Lin Kao, Chun-Yen Chu:
Nighttime Vehicle Distance Measuring Systems. 81-85 - Hui Zhao, Hon Keung Kwan:
Design of 1-D Stable Variable Fractional Delay IIR Filters. 86-90
Volume 54-II, Number 2, February 2007
- Choon Ki Ahn, Soo Hee Han, Wook Hyun Kwon:
H∞ Finite Memory Controls for Linear Discrete-Time State-Space Models. 97-101 - Michele Bartolini, Paolo Pulici, Pier Paolo Stoppino, Giovanni Campardo, Gian Pietro Vanalli:
A Reduced Output Ringing CMOS Buffer. 102-106 - Shing-Chow Chan, Kai Man Tsui, K. W. Tse:
Design of Constrained Causal Stable IIR Filters Using a New Second- Order-Cone-Programming-Based Model-Reduction Technique. 107-111 - Gianluca Giustolisi, Alfio Dario Grasso, Salvatore Pennisi:
High-Drive and Linear CMOS Class-AB Pseudo-Differential Amplifier. 112-116 - Tomasz Golonek, Jerzy Rutkowski:
Genetic-Algorithm-Based Method for Optimal Analog Test Points Selection. 117-121 - Yuanbin Guo, Jianzhong Zhang, Dennis McCain, Joseph R. Cavallaro:
Structured Parallel Architecture for Displacement MIMO Kalman Equalizer in CDMA Systems. 122-126 - Philipp Häfliger, Hans Kristian Otnes Berge:
Exploiting Gate Leakage in Deep-Submicrometer CMOS for Input Offset Adaptation. 127-130 - Tsung-Hsien Lin, Chin-Kung Wu, Ming-Chung Tsai:
A 0.8-V 0.25-mW Current-Mirror OTA With 160-MHz GBW in 0.18-μm CMOS. 131-135 - Wenlian Lu, Tianping Chen:
Global Synchronization of Discrete-Time Dynamical Network With a Directed Graph. 136-140 - Renzo Perfetti, Elisa Ricci, Daniele Casali, Giovanni Costantini:
Cellular Neural Networks With Virtual Template Expansion for Retinal Vessel Segmentation. 141-145 - Georgi I. Radulov, Markus Heydenreich, Remco van der Hofstad, Johannes A. Hegt, Arthur H. M. van Roermund:
Brownian-Bridge-Based Statistical Analysis of the DAC INL Caused by Current Mismatch. 146-150 - Mustapha Ait Rami, Fernando Tadeo:
Controller Synthesis for Positive Linear Systems With Bounded Controls. 151-155 - Esther Rodríguez-Villegas, Mariano Jiménez-Fuentes, Ramón González Carvajal:
On Dealing With the Charge Trapped in Floating- Gate MOS (FGMOS) Transistors. 156-160 - José de Jesús Rubio, Wen Yu:
Stability Analysis of Nonlinear System Identification via Delayed Neural Networks. 161-165 - Eiji Shirai:
CMOS Multistage Preamplifier Design for High-Speed and High-Resolution Comparators. 166-170 - Sammy Siu, Sheng-Sung Yang, Chien-Min Lee, Chia-Lu Ho:
Improving the Back-Propagation Algorithm Using Evolutionary Strategy. 171-175 - Janusz A. Starzyk, Haibo He:
A Novel Low-Power Logic Circuit Design Scheme. 176-180 - Robert Bogdan Staszewski, Poras T. Balsara:
All-Digital PLL With Ultra Fast Settling. 181-185 - Robert Bogdan Staszewski, Imran Bashir, Oren E. Eliezer:
RF Built-in Self Test of a Wireless Transmitter. 186-190 - Rasit Onur Topaloglu:
Process Variation-Aware Multiple-Fault Diagnosis of Thermometer-Coded Current-Steering DACs. 191-195 - Pavel Zahradnik, Miroslav Vlcek:
Note on the Design of an Equiripple DC-Notch FIR Filter. 196-199 - Hui Zhang, Mingxin Xia, Guangshu Hu:
A Multiwindow Partial Buffering Scheme for FPGA-Based 2-D Convolvers. 200-204 - Jing Zhang, Anthony T. S. Ho, Gang Qiu, Pina Marziliano:
Robust Video Watermarking of H.264/AVC. 205-209
Volume 54-II, Number 3, March 2007
- Ke-Hou Chen, Jian-Hao Lu, Bo-Jiun Chen, Shen-Iuan Liu:
An Ultra-Wide-Band 0.4-10-GHz LNA in 0.18-μm CMOS. 217-221 - B. Robert Gregoire, Un-Ku Moon:
A Sub 1-V Constant Gm- C Switched-Capacitor Current Source. 222-226 - Nong Gu, Yong Xiang, Min Tan, Zhiqiang Cao:
A New Blind-Equalization Algorithm for an FIR SIMO System Driven by MPSK Signal. 227-231 - Vishal Gupta, Gabriel A. Rincón-Mora:
Achieving Less Than 2% 3- σ Mismatch With Minimum Channel-Length CMOS Devices. 232-236 - Ping-Hsuan Hsieh, Chih-Kong Ken Yang:
Technique to Reduce the Resolution Requirement of Digitally Controlled Oscillators for Digital PLLs. 237-241 - Ishtiaq Rasool Khan, Masahiro Okuda:
Finite-Impulse-Response Digital Differentiators for Midband Frequencies Based on Maximal Linearity Constraints. 242-246 - Volodymyr Kratyuk, Pavan Kumar Hanumolu, Un-Ku Moon, Kartikeya Mayaram:
A Design Procedure for All-Digital Phase-Locked Loops Based on a Charge-Pump Phase-Locked-Loop Analogy. 247-251 - Minho Kwon, Gunhee Han:
An I/Q-Channel Time-Interleaved Bandpass Sigma-Delta Modulator for a Low-IF Receiver. 252-256 - Paolo Maffezzoni:
Efficient Multiparameter Sensitivity Computation of Amplifier Harmonic Distortion. 257-261 - Pramod Kumar Meher, M. N. S. Swamy:
New Systolic Algorithm and Array Architecture for Prime-Length Discrete Sine Transform. 262-266 - Wee Ser, Huawei Chen, Zhu Liang Yu:
Self-Calibration-Based Robust Near-Field Adaptive Beamforming for Microphone Arrays. 267-271 - Sangho Shin, Kyungmin Kim, Kwyro Lee, Sung-Mo Kang:
Fast- Frequency Offset Cancellation Loop Using Low-IF Receiver and Fractional-N PLL. 272-276 - Nikolay T. Tchamov, Svetozar S. Broussev, Ivan S. Uzunov, Kari K. Rantala:
Dual-Band LC VCO Architecture With a Fourth-Order Resonator. 277-281 - Yiorgos Tsiatouhas:
A Stress-Relaxed Negative Voltage-Level Converter. 282-286 - Fred Tzeng, Deyi Pi, Amin Q. Safarian, Payam Heydari:
Theoretical Analysis of Novel Multi-Order LC Oscillators. 287-291
Volume 54-II, Number 4, April 2007
- Andrea Bevilacqua, Federico P. Pavan, Christoph Sandner, Andrea Gerosa, Andrea Neviani:
Transformer-Based Dual-Mode Voltage-Controlled Oscillators. 293-297 - Arnaldo D'Amico, Christian Falconi, Gianluca Giustolisi, Gaetano Palumbo:
Resistance of Feedback Amplifiers: A Novel Representation. 298-302 - Dominic DiClemente, Fei Yuan:
Current-Mode Phase-Locked Loops - A New Architecture. 303-307 - Shanthi Pavan, Nagendra Krishnapura:
Automatic Tuning of Time Constants in Continuous-Time Delta-Sigma Modulators. 308-312 - Haitao Tong, Shanfeng Cheng, Aydin I. Karsilayan, José Silva-Martínez:
An Injection-Locked Frequency Divider With Multiple Highly Nonlinear Injection Stages and Large Division Ratios. 313-317 - Ramy E. Aly, Magdy A. Bayoumi:
Low-Power Cache Design Using 7T SRAM Cell. 318-322 - Ivan Siu-Chuang Lu, Neil Weste, Sri Parameswaran:
A Power-Efficient 5.6-GHz Process-Compensated CMOS Frequency Divider. 323-327 - Jae-Yoon Sim:
Segmented Group-Inversion Coding for Parallel Links. 328-332 - Gianfranco L. Cariolaro, Francesco De Pellegrini, Valentina Cellini:
Periodic, Strict, and Quasi-Invariance in Linear Systems. 333-337 - Mohsen Mojiri, Alireza R. Bakhshai:
Estimation of n Frequencies Using Adaptive Notch Filter. 338-342 - Valentina Lanza, Michele Bonnin, Marco Gilli:
On the Application of the Describing Function Technique to the Bifurcation Analysis of Nonlinear Systems. 343-347 - Dezhong Peng, Zhang Yi:
A Modified Oja-Xu MCA Learning Algorithm and Its Convergence Analysis. 348-352 - Bogdan Dumitrescu:
Positivstellensatz for Trigonometric Polynomials and Multidimensional Stability Tests. 353-356 - Huai-Ning Wu, Hong-Yue Zhang:
Reliable HINFINITY Fuzzy Control for a Class of Discrete-Time Nonlinear Systems Using Multiple Fuzzy Lyapunov Functions. 357-361 - Prabir Kumar Datta, Xi Fan, Gunter Fischer:
A Transceiver Front-End for Ultra-Wide-Band Applications. 362-366 - Stefano Vitali, Eleonora Franchi, Antonio Gnudi:
RFI/Q Downconverter With Gain/Phase Calibration. 367-371 - Yuen-Ting Fong, Chi-Wah Kok:
Correction to "Iterative Least Squares Design of DC-Leakage Free Paraunitary Cosine Modulated Filter Banks". 372
Volume 54-II, Number 5, May 2007
- Julien Arcamone, Bertrand Misischi, Francisco Serra-Graells, Marc A. F. van den Boogaart, Juergen Brugger, Francesc Torres, Gabriel Abadal, Núria Barniol, Francesc Pérez-Murano:
A Compact and Low-Power CMOS Circuit for Fully Integrated NEMS Resonators. 377-381 - Alfio Dario Grasso, Davide Marano, Gaetano Palumbo, Salvatore Pennisi:
Improved Reversed Nested Miller Frequency Compensation Technique With Voltage Buffer and Resistor. 382-386 - David Hernandez-Garduno, José Silva-Martínez, José L. Ausín:
Estimation of Aliasing Effects Due to Periodical Nonuniform Individual Sampling in High-Q Switched-Capacitor Filters. 387-391 - Hong-Yean Hsieh, Leon Lin:
A First-Order Tree-Structured DAC With Reduced Signal-Band Noise. 392-396 - Vadim Ivanov, Junlin Zhou, Igor M. Filanovsky:
A 100-dB CMRR CMOS Operational Amplifier With Single-Supply Capability. 397-401 - Umar Lyles, Tino Copani, Bertan Bakkaloglu, Sayfe Kiaei:
An Injection-Locked Frequency-Tracking Σ∆ Direct Digital Frequency Synthesizer. 402-406 - Venkatesh Acharya, T. Lakshmi Viswanathan, Thayamkulangara R. Viswanathan:
CMOS Latch Using Quad for High-Speed Comparators. 407-411 - Gang Chen, Guoqiang Bai, Hongyi Chen:
A High-Performance Elliptic Curve Cryptographic Processor for General Curves Over GF(p) Based on a Systolic Arithmetic Unit. 412-416 - Feng Su, Wing-Hung Ki:
Design Strategy for Step-Up Charge Pumps With Variable Integer Conversion Ratios. 417-421 - Chao Wang, Woon-Seng Gan:
Efficient VLSI Architecture for Lifting-Based Discrete Wavelet Packet Transform. 422-426 - Yue-Dar Jou, Fu-Kun Chen:
Least-Squares Design of FIR Filters Based on a Compacted Feedback Neural Network. 427-431 - Jaime Arroyo, Ian Dobson:
Counterexamples to a Method for Identifying Hopf Bifurcations Without Eigenvalue Calculation. 432-434 - Fergal O'Doherty, James P. Gleeson:
Phase Diffusion Coefficient for Oscillators Perturbed by Colored Noise. 435-439 - Lipo Wang, Wen Liu, Haixiang Shi, Jacek M. Zurada:
Cellular Neural Networks With Transient Chaos. 440-444 - Zili Shao, Meng Wang, Ying Chen, Chun Xue, Meikang Qiu, Laurence T. Yang, Edwin Hsing-Mean Sha:
Real-Time Dynamic Voltage Loop Scheduling for Multi-Core Embedded Systems. 445-449 - Dong Xiang, Kaiwei Li, Hideo Fujiwara, Krishnaiyan Thulasiraman, Jiaguang Sun:
Constraining Transition Propagation for Low-Power Scan Testing Using a Two-Stage Scan Architecture. 450-454 - Bin Liu, Xinzhi Liu:
Robust Stability of Uncertain Discrete Impulsive Systems. 455-459 - Raymond J. Sung, Duncan G. Elliott:
Clock-Logic Domino Circuits for High-Speed and Energy-Efficient Microprocessor Pipelines. 460-464
Volume 54-II, Number 6, June 2007
- Andrea Agnes, Alessandro Cabrini, Franco Maloberti, Giuseppe Martini:
Cancellation of Amplifier Offset and 1/f Noise: An Improved Chopper Stabilized Technique. 469-473 - Shanfeng Cheng, Haitao Tong, José Silva-Martínez, Aydin I. Karsilayan:
Steady-State Analysis of Phase-Locked Loops Using Binary Phase Detector. 474-478 - Peter J. Langlois, Andreas Demosthenous:
"Sweet Spots" in Moderate Inversion for MOSFET Squarer Transconductors. 479-483 - Massimo Alioto, Gaetano Palumbo:
Interconnect-Aware Design of Fast Large Fan-In CMOS Multiplexers. 484-488 - Victor Navarro-Botello, Juan A. Montiel-Nelson, Saeid Nooshabadi:
Analysis of High-Performance Fast Feedthrough Logic Families in CMOS. 489-493 - Ruijie Zhao, Xiaoping Lai:
Chebyshev Design of Linear-Phase FIR Filters With Linear Equality Constraints. 494-498 - Goce Jakimoski, K. P. Subbalakshmi:
Discrete Lyapunov Exponent and Differential Cryptanalysis. 499-501 - Wenwu Yu, Jinde Cao, Guanrong Chen:
Robust Adaptive Control of Unknown Modified Cohen-Grossberg Neural Networks With Delays. 502-506 - Pei-Yin Chen, Yi-Ming Lin:
A Low-Cost VLC Implementation for MPEG-4. 507-511 - Hyung-Ock Kim, Youngsoo Shin:
Semicustom Design Methodology of Power Gated Circuits for Low Leakage Applications. 512-516 - Rafael Cantó, Beatriz Ricarte, Ana M. Urbano:
Positive Realizations of Transfer Matrices With Real Poles. 517-521 - Xiao Lu, Lihua Xie, Huanshui Zhang, Wei Wang:
Robust Kalman Filtering for Discrete-Time Systems With Measurement Delay. 522-526 - Hieu Trinh, Quang Phuc Ha:
State and Input Simultaneous Estimation for a Class of Time-Delay Systems With Uncertainties. 527-531 - Hua-Liang Wei, Zi Qiang Lang, Stephen A. Billings:
An Algorithm for Determining the Output Frequency Range of Volterra Models With Multiple Inputs. 532-536 - Matthias Kamuf, Viktor Öwall, John B. Anderson:
Survivor Path Processing in Viterbi Decoders Using Register Exchange and Traceforward. 537-541 - Guido Masera, Federico Quaglio, Fabrizio Vacca:
Implementation of a Flexible LDPC Decoder. 542-546 - Shuguang Han, Baoyong Chi, Zhihua Wang:
A Mixed-Loop CMOS Analog GFSK Modulator With Tunable Modulation Index. 547-551 - Sylvain Traverso, Myriam Ariaudo, Jean-Luc Gautier, Inbar Fijalkow, Christian Lereau:
A 14-Band Low-Complexity and High-Performance Synthesizer Architecture for MB-OFDM Communication. 552-556
Volume 54-II, Number 7, July 2007
- Kuo-Hsing Cheng, Yu-Lung Lo:
A Fast-Lock Wide-Range Delay-Locked Loop Using Frequency-Range Selector for Multiphase Clock Generator. 561-565 - Shao-Ku Kao, Bo-Jiun Chen, Shen-Iuan Liu:
A 62.5-625-MHz Anti-Reset All-Digital Delay-Locked Loop. 566-570 - Savas Kaya, Hesham F. A. Hamed, Janusz A. Starzyk:
Low-Power Tunable Analog Circuit Blocks Based on Nanoscale Double-Gate MOSFETs. 571-575 - Shahrzad Jalali Mazlouman, Shahriar Mirabbasi:
A Frequency-Translating Hybrid Architecture for Wide-Band Analog-to-Digital Converters. 576-580 - Jaime Ramírez-Angulo, Ramón González Carvajal, Antonio J. López-Martín:
Single Transistor High-Impedance Tail Current Source With Extended Common-Mode Input Range and Reduced Supply Requirements. 581-585 - Suhwan Kim, Stephen V. Kosonocky, Daniel R. Knebel, Kevin Stawiasz, Marios C. Papaefthymiou:
A Multi-Mode Power Gating Structure for Low-Voltage Deep-Submicron CMOS ICs. 586-590 - Hing Mo Lam, Chi-Ying Tsui:
A mux-based High-Performance Single-Cycle CMOS Comparator. 591-595 - Sergio Saponara, Luca Fanucci, Stefano Marsi, Giovanni Ramponi, David Kammler, Ernst Martin Witte:
Application-Specific Instruction-Set Processor for Retinex-Like Image and Video Processing. 596-600 - Soon-Kyun Shin, Wang Yu, Young-Hyun Jun, Jae-Whui Kim, Bai-Sun Kong, Chil-Gee Lee:
Slew-Rate-Controlled Output Driver Having Constant Transition Time Over Process, Voltage, Temperature, and Output Load Variations. 601-605 - Pramod Kumar Meher, Jagdish Chandra Patra, M. N. S. Swamy:
High-Throughput Memory-Based Architecture for DHT Using a New Convolutional Formulation. 606-610 - Hannu Olkkonen, Juuso T. Olkkonen:
Half-Delay B-Spline Filter for Construction of Shift-Invariant Wavelet Transform. 611-615 - Stefan Tertinek, Christian Vogel:
Reconstruction of Two-Periodic Nonuniformly Sampled Band-Limited Signals Using a Discrete-Time Differentiator and a Time-Varying Multiplier. 616-620 - Wataru Kuroki, Kiyotaka Yamamura, Shingo Furuki:
An Efficient Variable Gain Homotopy Method Using the SPICE-Oriented Approach. 621-625 - Wei Wu, Baotong Cui:
Improved Sufficient Conditions for Global Asymptotic Stability of Delayed Neural Networks. 626-630 - Yunho Jung, Jiho Kim, Seongjoo Lee, Hongil Yoon, Jaeseok Kim:
Design and Implementation of MIMO-OFDM Baseband Processor for High-Speed Wireless LANs. 631-635 - Zhongfeng Wang, Qingwei Li:
Very Low-Complexity Hardware Interleaver for Turbo Decoding. 636-640 - Dongsheng Ma:
Automatic Substrate Switching Circuit for On-Chip Adaptive Power-Supply System. 641-645
Volume 54-II, Number 8, August 2007
- Wei-Yuan Chiu, Jiun-Wei Horng:
High-Input and Low-Output Impedance Voltage-Mode Universal Biquadratic Filter Using DDCCs. 649-652 - Che-Fu Liang, Hsin-Hua Chen, Shen-Iuan Liu:
Spur-Suppression Techniques for Frequency Synthesizers. 653-657 - Chi-Chang Lu, Tsung-Sum Lee:
A 10-bit 60-MS/s Low-Power CMOS Pipelined Analog-to-Digital Converter. 658-662 - Brent Maundy, Stephan J. G. Gift, Peter B. Aronhime:
A Novel Hybrid Active Inductor. 663-667 - Jaime Ramírez-Angulo, Jesus E. Molinar-Solis, Sheetal Gupta, Ramón González Carvajal, Antonio J. López-Martín:
A High-Swing, High-Speed CMOS WTA Using Differential Flipped Voltage Followers. 668-672 - S. C. Dutta Roy:
Comments on "Analysis of the Bridged T-coil Circuit Using the Extra-Element Theorem". 673-674 - Mimi Yiu, Chris Winstead, Vincent C. Gaudet, Christian Schlegel:
Design for Testability of CMOS Analog Sum-Product Error-Control Decoders. 675-679 - Sung-Won Lee, Ki-Seok Kwon, In-Cheol Park:
Pipelined Cartesian-to-Polar Coordinate Conversion Based on SRT Division. 680-684 - Mauro Olivieri, Francesco Pappalardo, Simone Smorfa, Giuseppe Visalli:
Analysis and Implementation of a Novel Leading Zero Anticipation Algorithm for Floating-Point Arithmetic Units. 685-689 - Chao-Wen Tzeng, Shi-Yu Huang:
Diagnosis by Image Recovery: Finding Mixed Multiple Timing Faults in a Scan Chain. 690-694 - Jun-Chan Kwon, Young-Seok Choi, Woo-Jin Song:
Equation-Error Adaptive IIR Filtering Based on Data Reuse. 695-699 - Khan A. Wahid, Vassil S. Dimitrov, Graham A. Jullien:
On the Error-Free Realization of a Scaled DCT Algorithm and Its VLSI Implementation. 700-704 - Tianping Chen, Lili Wang:
Power-Rate Global Stability of Dynamical Systems With Unbounded Time-Varying Delays. 705-709 - Jun-Guo Lu, David J. Hill:
Impulsive Synchronization of Chaotic Lur'e Systems by Linear Static Measurement Feedback: An LMI Approach. 710-714 - Tao Shen, Yong Zhang:
Improved Global Robust Stability Criteria for Delayed Neural Networks. 715-719 - Hua Tang:
Symbolic Statistical Analysis of SNR Variation for Delta-Sigma Modulators. 720-724 - Zhipeng Ye, Michael Peter Kennedy:
Reduced Complexity MASH Delta-Sigma Modulator. 725-729 - Huaguang Zhang, Zhanshan Wang, Derong Liu:
Robust Exponential Stability of Recurrent Neural Networks With Multiple Time-Varying Delays. 730-734 - Michael Nielsen, Torben Larsen:
A Transmitter Architecture Based on Delta-Sigma Modulation and Switch-Mode Power Amplification. 735-739
Volume 54-II, Number 9, September 2007
- Francesco Centurelli, Alfio Dario Grasso, Salvatore Pennisi, Giuseppe Scotti, Alessandro Trifiletti:
CMOS High-CMRR Current Output Stages. 745-749 - Hong-Yu Lin, Shawn S. H. Hsu, Chih-Yuan Chan, Jun-De Jin, Yu-Syuan Lin:
A Wide Locking-Range Frequency Divider for LMDS Applications. 750-754 - Tsz Yin Man, Philip K. T. Mok, Mansun Chan:
A High Slew-Rate Push-Pull Output Amplifier for Low-Quiescent Current Low-Dropout Regulators With Transient-Response Improvement. 755-759 - Rafael Serrano-Gotarredona, Luis A. Camuñas-Mesa, Teresa Serrano-Gotarredona, Juan A. Leñero-Bardallo, Bernabé Linares-Barranco:
The Stochastic I-Pot: A Circuit Block for Programming Bias Currents. 760-764 - Shun-Chieh Lin, Jia-Ching Wang, Jhing-Fa Wang:
An ARM-Based System-on-a-Programmable-Chip Architecture for Spoken Language Translation. 765-769 - Maurizio Martina, Guido Masera:
Multiplierless, Folded 9/7- 5/3 Wavelet VLSI Architecture. 770-774 - Pemmaraju V. Ananda Mohan:
RNS-To-Binary Converter for a New Three-Moduli Set {2n+1-1, 2n, 2n-1}. 775-779 - Hercules G. Dimopoulos:
Optimal Use of Some Classical Approximations in Filter Design. 780-784 - Ewa Hermanowicz, Håkan Johansson:
A Complex Variable Fractional-Delay FIR Filter Structure. 785-789 - Pushkar G. Patwardhan, Bhushan D. Patil, Vikram M. Gadre:
Polyphase Conditions and Structures for 2-D Quincunx FIR Filter Banks Having Quadrantal or Diagonal Symmetries. 790-794 - Kai-Yuen Cheong, Takeshi Koshiba:
More on Security of Public-Key Cryptosystems Based on Chebyshev Polynomials. 795-799 - Igor M. Filanovsky, Chris J. M. Verhoeven, Md. Mahbub Reja:
Remarks on Analysis, Design and Amplitude Stability of MOS Colpitts Oscillator. 800-804 - Damian Giaouris, Soumitro Banerjee, Bashar Zahawi, Volker Pickert:
Control of Fast Scale Bifurcations in Power-Factor Correction Converters. 805-809 - Takashi Ohira, Kiyomichi Araki:
Active Q-Factor and Equilibrium Stability Formulation for Sinusoidal Oscillators. 810-814 - Ai-Guo Wu, Guang-Ren Duan:
IP Observer Design for Descriptor Linear Systems. 815-819 - Stijn Reekmans, Luis Hernández, Enrique Prefasi:
A Subsampling Quadrature Σ∆ Modulator Based on Distributed Resonators for Use in Radio Receiver. 820-824 - Dongsheng Ma, Wing-Hung Ki:
Fast-Transient PCCM Switching Converter With Freewheel Switching Control. 825-829
Volume 54-II, Number 10, October 2007
- Emmanuel Bergeret, Jean Gaubert, Philippe Pannier, Jean Marie Gaultier:
Modeling and Design of CMOS UHF Voltage Multiplier for RFID in an EEPROM Compatible Process. 833-837 - Da-Huei Lee, Tai-Haur Kuo:
Advancing Data Weighted Averaging Technique for Multi-Bit Sigma-Delta Modulators. 838-842 - Luis Henrique de Carvalho Ferreira, Tales Cleber Pimenta, Robson L. Moreno:
An Ultra-Low-Voltage Ultra-Low-Power CMOS Miller OTA With Rail-to-Rail Input/Output Swing. 843-847 - Pietro Monsurrò, Salvatore Pennisi, Giuseppe Scotti, Alessandro Trifiletti:
Linearization Technique for Source-Degenerated CMOS Differential Transconductors. 848-852 - Sunay Shah, Steve Collins:
A Model for Temperature Insensitive Trimmable MOSFET Current Sources. 853-857 - Peter Sjöblom, Henrik Sjöland:
Measured CMOS Switched High-Quality Capacitors in a Reconfigurable Matching Network. 858-862 - Chao Cheng, Keshab K. Parhi:
High-Throughput VLSI Architecture for FFT Computation. 863-867 - Yasuhiro Ogasahara, Takashi Enami, Masanori Hashimoto, Takashi Sato, Takao Onoye:
Validation of a Full-Chip Simulation Model for Supply Noise and Delay Dependence on Average Voltage Drop With On-Chip Delay Measurement. 868-872 - Choudhury A. Rahman, Wael M. Badawy:
CAVLC Encoder Design for Real-Time Mobile Video Applications. 873-877 - Vimal Singh:
LMI Approach to Stability of Direct Form Digital Filters Utilizing Single Saturation Overflow Nonlinearity. 878-881 - José María Amigó, Ljupco Kocarev, Janusz Szczepanski:
Discrete Lyapunov Exponent and Resistance to Differential Cryptanalysis. 882-886 - Paolo Maffezzoni:
Frequency-Shift Induced by Colored Noise in Nonlinear Oscillators. 887-891 - Chunguang Li, Luonan Chen, Kazuyuki Aihara:
Stochastic Stability of Genetic Networks With Disturbance Attenuation. 892-896 - Grzegorz Mzyk:
A Censored Sample Mean Approach to Nonparametric Identification of Nonlinearities in Wiener Systems. 897-901 - Sahar Ayazian, Ranjit Gharpurey:
Feedforward Interference Cancellation in Radio Receiver Front-Ends. 902-906 - Jaewon Lee, SeongHwan Cho:
A Quadrature Modulation Transmitter Using Two Frequency Synthesizers. 907-911 - Pengfei Li, Rizwan Bashirullah:
A Wireless Power Interface for Rechargeable Battery Operated Medical Implants. 912-916 - Bor-Ren Lin, Huann-Keng Chiang, Chien-Chih Chen:
Analysis and Implementation of a ZVS-PWM Converter With Series-Connected Transformers. 917-921 - Wonseok Oh, Bertan Bakkaloglu:
A CMOS Low-Dropout Regulator With Current-Mode Feedback Buffer Amplifier. 922-926
Volume 54-II, Number 11, November 2007
- Alessandro Cabrini, Laura Gobbi, Guido Torelli:
Voltage Gain Analysis of Integrated Fibonacci-Like Charge Pumps for Low Power Applications. 929-933 - Dianyong Chen, Wei Wang, Tadeusz Kwasniewski:
Design Considerations for a Direct RF Sampling Mixer. 934-938 - Chi-Nan Chuang, Shen-Iuan Liu:
A 0.5-5-GHz Wide-Range Multiphase DLL With a Calibrated Charge Pump. 939-943 - Giuseppe Di Cataldo, Alfio Dario Grasso, Salvatore Pennisi:
Two CMOS Current Feedback Operational Amplifiers. 944-948 - Jiuk Kwon, Bertan Bakkaloglu:
Impact of Sampling Clock Phase Noise on Sigma Delta Frequency Discriminators. 949-953 - Duo Sheng, Ching-Che Chung, Chen-Yi Lee:
An Ultra-Low-Power and Portable Digitally Controlled Oscillator for SoC Applications. 954-958 - Nikolay N. Tchamov, Nikolay T. Tchamov:
Technique for Flicker Noise Up-Conversion Suppression in Differential LC Oscillators. 959-963 - Gerasimos Theodoratos, Yannis Papananos, Georgios Vitzilaios:
A Low-Voltage 5-GHz Downconversion Mixer Employing A Second Harmonic Injection Linearization Technique. 964-968 - Mury Thian, Vincent F. Fusco:
Even Order Harmonic Series-L/Parallel-Tuned Class-E Frequency Multiplier. 969-973 - Oscar Gustafsson:
Lower Bounds for Constant Multiplication Problems. 974-978 - Ding-Shiuan Shen, Shen-Iuan Liu:
A Low-Jitter Spread Spectrum Clock Generator Using FDMP. 979-983 - Ke Xu, Chiu-sing Choy, Cheong-Fat Chan, Kong-Pang Pun:
Power-Efficient VLSI Realization of a Complex FSM for H.264/AVC Bitstream Parsing. 984-988 - Aydin Kizilkaya:
On the Parameter Estimation of 2-D Moving Average Random Fields. 989-993 - Xiaoping Lai, Yun Cheng:
A Sequential Constrained Least-Square Approach to Minimax Design of 2-D FIR Filters. 994-998 - Kai Man Tsui, Shing-Chow Chan, Hon Keung Kwan:
A New Method for Designing Causal Stable IIR Variable Fractional Delay Digital Filters. 999-1003 - Fengling Han, Xinghuo Yu, Yong Feng, Jiankun Hu:
On Multiscroll Chaotic Attractors in Hysteresis-Based Piecewise-Linear Systems. 1004-1008 - Igor M. Filanovsky, Chris J. M. Verhoeven:
Sinusoidal and Relaxation Oscillations in Source-Coupled Multivibrators. 1009-1013 - Chad A. Marquart, Takis Zourntos, Sebastian Magierowski, Nebu John Mathai:
Sliding-Mode Amplitude Control Techniques for Harmonic Oscillators. 1014-1018 - Chuandong Li, Gang Feng, Xiaofeng Liao:
Stabilization of Nonlinear Systems via Periodically Intermittent Control. 1019-1023 - Jitesh Jain, Cheng-Kok Koh, Venkataramanan Balakrishnan:
Corrections to "Exact and Numerically Stable Closed-Form Expressions for Potential Coefficients of Rectangular Conductors". 1024
Volume 54-II, Number 12, December 2007
- Gianluca Setti:
Editorial A Time for Balance. 1029-1031 - Alexander Belenky, Alexander Fish, Arthur Spivak, Orly Yadid-Pecht:
Global Shutter CMOS Image Sensor With Wide Dynamic Range. 1032-1036 - Frédéric Broydé, Evelyne Clavelier:
MIMO Series-Series Feedback Amplifiers. 1037-1041 - Carlos Aristoteles De la Cruz-Blas, Antonio J. López-Martín:
A pm 0.75-V Compact CMOS Class-AB Current-Mode Exponential Variable Gain Amplifier. 1042-1046 - Tien-Yu Lo, Chung-Chih Hung:
A 1-V 50-MHz Pseudodifferential OTA With Compensation of the Mobility Reduction. 1047-1051 - Francisco Serra-Graells, Bertrand Misischi, Eduardo Casanueva, César Méndez, Lluís Terés:
Low-Power and Compact CMOS APS Circuits for Hybrid Cryogenic Infrared Fast Imaging. 1052-1056 - Young-Suk Son, Hong-Hee Son, Yong-Suk Kim, Hyeong-Seog Oh, Gyu-Hyeong Cho:
A Gray-Level Dependent Pre-Emphasis Column Driver With Fast Settling for Active-Matrix LCD Applications. 1057-1061 - Mohammad B. Vahidfar, Omid Shoaei:
A New IIP2 Enhancement Technique for CMOS Down-Converter Mixers. 1062-1066 - Liming Xiu:
A "Flying-Adder" On-Chip Frequency Generator for Complex SoC Environment. 1067-1071 - Chao-Chyun Chen, Jung-Yu Chang, Shen-Iuan Liu:
A DLL-Based Variable-Phase Clock Buffer. 1072-1076 - Xianyang Jiang, Xinchun Liu, Lin Xu, Peiheng Zhang, Ninghui Sun:
A Reconfigurable Accelerator for Smith-Waterman Algorithm. 1077-1081 - Chiu-Wah Ng, Ngai Wong, Tung-Sang Ng:
Bit-Stream Adders and Multipliers for Tri-Level Sigma-Delta Modulators. 1082-1086 - Young-Seok Choi, Hyun-Chool Shin, Woo-Jin Song:
Adaptive Regularization Matrix for Affine Projection Algorithm. 1087-1091 - Jae-Eun Lee, Young-Seok Choi, Woo-Jin Song:
A Low-Complexity Linfty-Norm Adaptive Filtering Algorithm. 1092-1096 - Binwei Weng, Kenneth E. Barner:
A Linear Phase Condition for Volterra Filters. 1097-1101 - Bing Chu, Yanhong Liu:
On the Asymptotic Stability of Positive 2-D Systems Described by the Roesser Model. 1102-1104 - Kaveh Hosseini, Michael Peter Kennedy:
Mathematical Analysis of a Prime Modulus Quantizer MASH Digital Delta-Sigma Modulator. 1105-1109 - Yu-Kang Lo, Hung-Chun Chien:
Switch-Controllable OTRA-Based Square/Triangular Waveform Generator. 1110-1114 - Jun-Guo Lu:
Robust Global Exponential Stability for Interval Reaction-Diffusion Hopfield Neural Networks With Distributed Delays. 1115-1119 - Paolo Madoglio, Marco Zanuso, Salvatore Levantino, Carlo Samori, Andrea L. Lacaita:
Quantization Effects in All-Digital Phase-Locked Loops. 1120-1124 - Prabu Sankar, Shanthi Pavan:
Analysis of Integrator Nonlinearity in a Class of Continuous-Time Delta-Sigma Modulators. 1125-1129 - George Jie Yuan, Ning Song, Nabil H. Farhat, Jan Van der Spiegel:
Cort-X II: The Low-Power Element Design for a Dynamic Neural Network. 1130-1134 - Imtinan Elahi, Khurram Muhammad:
IIP2 Calibration by Injecting DC Offset at the Mixer in a Wireless Receiver. 1135-1139 - Chhay Kong, Shantanu Chakrabartty:
Analog Iterative LDPC Decoder Based on Margin Propagation. 1140-1144 - Marco S. W. Chan, K. T. Chau:
A New Switched-Capacitor Boost-Multilevel Inverter Using Partial Charging. 1145-1149 - Ke-Horng Chen, Hong-Wei Huang, Sy-Yen Kuo:
Fast-Transient DC-DC Converter With On-Chip Compensated Error Amplifier. 1150-1154 - Jirí Klima, Jirí Skramlík, Viktor Valouch:
An Analytical Modelling of Three-Phase Four-Switch PWM Rectifier Under Unbalanced Supply Conditions. 1155-1159
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2025-12-12 01:10 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
