default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDVLSI Design, Volume 2007
Volume 2007, 2007
- Jianhong Xiao, Guang Zhang
, Tianwei Li, José Silva-Martínez:
Low-Power Fully Integrated CMOS DTV Tuner Front-End for ATSC Terrestrial Broadcasting. 71974:1-71974:13 - Xin Wang, Jari Nurmi:
Comparison of a Ring On-Chip Network and a Code-Division Multiple-Access On-Chip Network. 18372:1-18372:14 - Srinivasan Murali, David Atienza, Luca Benini, Giovanni De Micheli:
A Method for Routing Packets Across Multiple Paths in NoCs with In-Order Delivery and Fault-Tolerance Gaurantees. 37627:1-37627:11 - Thomas Noulis, Constantinos Deradonis, Stylianos Siskos:
Advanced Readout System IC Current Mode Semi-Gaussian Shapers Using CCIIs and OTAs. 71684:1-71684:12 - Paul Bogdan, Tudor Dumitras, Radu Marculescu:
Stochastic Communication: A New Paradigm for Fault-Tolerant Networks-on-Chip. 95348:1-95348:17 - Zvika Guz, Isask'har Walter, Evgeny Bolotin, Israel Cidon, Ran Ginosar, Avinoam Kolodny:
Network Delays and Link Capacities in Application-Specific Wormhole NoCs. 90941:1-90941:15 - Andreas Hansson, Kees Goossens, Andrei Radulescu:
Avoiding Message-Dependent Deadlock in Network-Based Systems on Chip. 95859:1-95859:10 - Ethiopia Nigussie, Teijo Lehtonen, Sampo Tuuna, Juha Plosila, Jouni Isoaho:
High-Performance Long NoC Link Using Delay-Insensitive Current-Mode Signaling. 46514:1-46514:13 - Paolo Meloni, Igor Loi, Federico Angiolini, Salvatore Carta, Massimo Barbaro, Luigi Raffo, Luca Benini:
Area and Power Modeling for Networks-on-Chip with Layout Awareness. 50285:1-50285:12 - Teijo Lehtonen, Pasi Liljeberg, Juha Plosila:
Online Reconfigurable Self-Timed Links for Fault Tolerant NoC. 94676:1-94676:13 - Andreas Hansson, Kees Goossens, Andrei Radulescu:
A Unified Approach to Mapping and Routing on a Network-on-Chip for Both Best-Effort and Guaranteed Service Traffic. 68432:1-68432:16 - Davide Bertozzi, Shashi Kumar, Maurizio Palesi:
Networks-on-Chip: Emerging Research Topics and Novel Ideas. 26454:1-26454:3 - Anh Dinh, Jiandong Ge:
A Q-Enhanced 3.6 GHz, Tunable, Sixth-Order Bandpass Filter Using 0.18 μm CMOS. 84650:1-84650:9 - Jingye Xu, Abinash Roy, Masud H. Chowdhury:
Power Consumption and BER of Flip-Flop Inserted Global Interconnect. 42829:1-42829:8 - Przemyslaw Sypka, Mariusz Ziólko:
Robustness of Transmultiplexed Images. 59493:1-59493:7 - Rafal Tomasz Dlugosz, Krzysztof Iniewski:
Flexible Architecture of Ultra-Low-Power Current-Mode Interleaved Successive Approximation Analog-to-Digital Converter for Wireless Sensor Networks. 45269:1-45269:13 - Maged Ghoneima, Yehea I. Ismail, Muhammad M. Khellah, Vivek De:
Variation-Tolerant and Low-Power Source-Synchronous Multicycle On-Chip Interconnect Scheme. 95402:1-95402:12 - Pierre Guironnet de Massas, Paul Amblard, Frédéric Pétrot:
On SPARC LEON-2 ISA Extensions Experiments for MPEG Encoding Acceleration. 28686:1-28686:10 - Dimitar P. Dimitrov, Tania Krumova Vasileva:
Eight-Bit Semiflash A/D Converter. 80389:1-80389:7 - Shyue-Kung Lu, Yuang-Cheng Hsiao, Chia-Hsiu Liu, Chun-Lin Yang:
Low-Power Built-In Self-Test Techniques for Embedded SRAMs. 67019:1-67019:6 - Zheng Shen, Hu He, Yanjun Zhang, Yihe Sun:
A Video Specific Instruction Set Architecture for ASIP design. 58431:1-58431:7
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2025-12-13 20:22 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
