default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDThe Journal of VLSI Signal Processing, Volume 10
Volume 10, Number 1, June 1995
- M. Yan, John V. McCanny, Yi Hu:
VLSI architectures for vector quantization. 5-23 - Randy S. Roberts, Herschel H. Loomis Jr.:
Parallel computation structures for a class of cyclic spectral analysis algorithms. 25-40 - Farhad Fuad Islam, Keikichi Tamaru:
High speed merged array multiplication. 41-52 - D. E. Metafas, Constantinos E. Goutis:
A floating-point advanced cordic processor. 53-65 - Chung-Yu Wu, Ron-Yi Liu:
CMOS current-mode implementation of spatiotemporal probabilistic neural networks for speech recognition. 67-84 - Cheng-Wen Wu
, Ming-Kwang Chang:
Bit-level systolic arrays for finite-field multiplications. 85-92 - Alexandre S. de la Vega, Paulo S. R. Diniz, Antonio Carneiro de Mesquita Filho, Andreas Antoniou:
A modular distributed-arithmetic implementation of the inner product and its application to digital filters. 93-106
Volume 10, Number 2, July 1995
- Prashanth Kuchibhotla, Bhaskar D. Rao:
A methodology for fast scheduling of partitioned systolic algorithms. 111-126 - Mohammad Eshghi, Joanne DeGroat:
A parallel binary structured LMS algorithm for transversal adaptive filters. 127-140 - Francisco Argüello, Emilio L. Zapata:
Constant geometry split-radix algorithms. 141-152 - Giuseppe Caire, Javier Ventura-Traveset, M. Hollreiser, Ezio Biglieri:
Systolic architecture for the VLSI implementation of high-speed staged decoders/quantizers. 153-168 - Ling Chen, Henry Y. H. Chuang:
Designing systolic architectures for complete Euclidean distance transform. 169-179 - Jingling Xue:
Closed-form mapping conditions for the synthesis of linear processor arrays. 181-199
Volume 10, Number 3, October 1995
- Liang-Fang Chao, Edwin Hsing-Mean Sha:
Static scheduling for synthesis of DSP algorithms on various models. 207-223 - Henry Y. H. Chuang, Ling Chen:
VLSI architecture for fast 2D discrete orthonormal wavelet transform. 225-236 - Michael Ogbonna Esonu, Asim J. Al-Khalili, Salim Hariri:
Area efficient computing structures for concurrent error detection in systolic arrays. 237-260 - Mark J. Bentum, Martin M. Samsom, Cornelis H. Slump:
A multi-ASIC real-time implementation of the two dimensional affine transform with a bilinear interpolation scheme. 261-273 - Liang-Gee Chen, Yeu-Shen Jehng, Tzi-Dar Chiueh:
Pipeline interleaving design for FIR, IIR, and FFT array processors. 275-293 - Lothar Thiele:
Resource constrained scheduling of uniform algorithms. 295-310
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2025-12-12 01:09 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
