default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDThe Journal of VLSI Signal Processing, Volume 22
Volume 22, Number 1, August 1999
- Mohammad Ibrahim, Peter Pirsch, Johan McCanny:
Guest Editors' Introduction. 5-6 - Paul Lieverse, Ed F. Deprettere, Bart Kienhuis, Erwin A. de Kock:
A Clustering Approach to Explore Grain-Sizes in the Definition of Processing Elements in Dataflow Architectures. 9-20 - Adel Baganne, Jean Luc Philippe, Eric Martin:
A Co-Design Methodology for Telecommunication Systems: A Case Study of an Acoustic Echo Canceller. 21-29 - Mladen Berekovic
, Helge Kloos, Peter Pirsch:
Hardware Realization of a Java Virtual Machine for High Performance Multimedia Applications. 31-43 - Chidamber Kulkarni, Dennis Moolenaar, Lode Nachtergaele, Francky Catthoor, Hugo De Man:
System-Level Energy-Delay Exploration for Multimedia Applications on Embedded Cores with Hardware Cache. 45-57 - Yoichi Katayama, Toshiaki Kitsuki, Yasushi Ooi:
A Block Processing Unit in a Single-Chip MPEG-2 Video Encoder LSI. 59-64 - Benjamin Bishop, Thomas P. Kelliher, Robert Michael Owens, Mary Jane Irwin:
Aggressive Dynamic Execution of Decoded Traces. 65-75
Volume 22, Number 2, September 1999
- Tuna B. Tarim, Robert L. Ewing:
Editorial. 83-85 - Tuna B. Tarim, H. Hakan Kuntman, Mohammed Ismail:
Robust Design of Basic Low Voltage CMOS Transconductors. 87-102 - Jing Xu, Raymond E. Siferd, Robert L. Ewing:
High Performance CMOS Analog Arithmetic Circuits. 103-111 - Shenggao Li, Brian Okoon, Mona Mostafa Hella, Mohammed Ismail, Maya Rubeiz:
The Implementation of a VHDL-AMS to SPICE Converter. 113-121 - Robert L. Ewing:
Technology Road Map to Methodologies for Mixed-Signal System Design and Simulation. 123-134 - Dennis Gibson, Carla N. Purdy:
Extracting Behavioral Data from Physical Descriptions of MEMS for Simulation. 135-146
Volume 22, Number 3, September 1999
- Efstathios D. Kyriakis-Bitzaros, Constantinos E. Goutis:
A Space-Time Representation Method of Iterative Algorithms for the Design of Processor Arrays. 151-162 - Arda Yurdakul, Günhan Dündar:
Multiplierless Realization of Linear DSP Transforms by Using Common Two-Term Expressions. 163-172 - S. Ramanathan, V. Visvanathan, S. K. Nandy:
Architectural Synthesis of Computational Engines for Subband Adaptive Filtering. 173-195 - Eric Senn, Bertrand Y. Zavidovique:
Hazard-Free Self-Timed Design: Methodology and Application to Asynchronous Routing in an Heterogeneous Parallel Machine. 197-215
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2025-12-05 22:23 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
