BibTeX records: Vijay Kiran Kalyanam

download as .bib file

@article{DBLP:journals/jssc/KalyanamMBA21,
  author       = {Vijay Kiran Kalyanam and
                  Eric Mahurin and
                  Keith A. Bowman and
                  Jacob A. Abraham},
  title        = {A Current and Temperature Limiting System in a 7-nm Hexagon{\texttrademark}
                  Compute Digital Signal Processor},
  journal      = {{IEEE} J. Solid State Circuits},
  volume       = {56},
  number       = {3},
  pages        = {814--823},
  year         = {2021},
  url          = {https://doi.org/10.1109/JSSC.2020.3047612},
  doi          = {10.1109/JSSC.2020.3047612},
  timestamp    = {Tue, 23 Mar 2021 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/jssc/KalyanamMBA21.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/jssc/KalyanamMBA21a,
  author       = {Vijay Kiran Kalyanam and
                  Eric Mahurin and
                  Keith A. Bowman and
                  Jacob A. Abraham},
  title        = {A Proactive System for Voltage-Droop Mitigation in a 7-nm Hexagon{\texttrademark}
                  Processor},
  journal      = {{IEEE} J. Solid State Circuits},
  volume       = {56},
  number       = {4},
  pages        = {1166--1175},
  year         = {2021},
  url          = {https://doi.org/10.1109/JSSC.2020.3043786},
  doi          = {10.1109/JSSC.2020.3043786},
  timestamp    = {Fri, 09 Apr 2021 01:00:00 +0200},
  biburl       = {https://dblp.org/rec/journals/jssc/KalyanamMBA21a.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/isscc/KalyanamMBV21,
  author       = {Vijay Kiran Kalyanam and
                  Eric Mahurin and
                  Keith A. Bowman and
                  Suresh Venkumahanti},
  title        = {35.3 Thread-Level Power Management for a Current- and Temperature-Limiting
                  System in a 7nm Hexagon{\texttrademark} Processor},
  booktitle    = {{IEEE} International Solid-State Circuits Conference, {ISSCC} 2021,
                  San Francisco, CA, USA, February 13-22, 2021},
  pages        = {494--496},
  publisher    = {{IEEE}},
  year         = {2021},
  url          = {https://doi.org/10.1109/ISSCC42613.2021.9366001},
  doi          = {10.1109/ISSCC42613.2021.9366001},
  timestamp    = {Wed, 10 Mar 2021 15:02:58 +0100},
  biburl       = {https://dblp.org/rec/conf/isscc/KalyanamMBV21.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/cicc/KalyanamMBA20,
  author       = {Vijay Kiran Kalyanam and
                  Eric Mahurin and
                  Keith A. Bowman and
                  Jacob A. Abraham},
  title        = {Randomized Pulse-Modulating Instruction-Issue Control Circuit for
                  a Current and Temperature Limiting System in a 7nm Hexagon{\texttrademark}
                  Compute {DSP}},
  booktitle    = {2020 {IEEE} Custom Integrated Circuits Conference, {CICC} 2020, Boston,
                  MA, USA, March 22-25, 2020},
  pages        = {1--4},
  publisher    = {{IEEE}},
  year         = {2020},
  url          = {https://doi.org/10.1109/CICC48029.2020.9075933},
  doi          = {10.1109/CICC48029.2020.9075933},
  timestamp    = {Fri, 09 Apr 2021 01:00:00 +0200},
  biburl       = {https://dblp.org/rec/conf/cicc/KalyanamMBA20.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/itc/KalyanamMSA20,
  author       = {Vijay Kiran Kalyanam and
                  Eric Mahurin and
                  Michael Spence and
                  Jacob A. Abraham},
  title        = {Functional Test Sequences for Inducing Voltage Droops in a Multi-Threaded
                  Processor},
  booktitle    = {{IEEE} International Test Conference, {ITC} 2020, Washington, DC,
                  USA, November 1-6, 2020},
  pages        = {1--10},
  publisher    = {{IEEE}},
  year         = {2020},
  url          = {https://doi.org/10.1109/ITC44778.2020.9325271},
  doi          = {10.1109/ITC44778.2020.9325271},
  timestamp    = {Mon, 25 Jan 2021 08:44:58 +0100},
  biburl       = {https://dblp.org/rec/conf/itc/KalyanamMSA20.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/vlsic/KalyanamMBA20,
  author       = {Vijay Kiran Kalyanam and
                  Eric Mahurin and
                  Keith A. Bowman and
                  Jacob A. Abraham},
  title        = {A Proactive Voltage-Droop-Mitigation System in a 7nm Hexagon{\texttrademark}
                  Processor},
  booktitle    = {{IEEE} Symposium on {VLSI} Circuits, {VLSI} Circuits 2020, Honolulu,
                  HI, USA, June 16-19, 2020},
  pages        = {1--2},
  publisher    = {{IEEE}},
  year         = {2020},
  url          = {https://doi.org/10.1109/VLSICircuits18222.2020.9162808},
  doi          = {10.1109/VLSICIRCUITS18222.2020.9162808},
  timestamp    = {Fri, 09 Apr 2021 01:00:00 +0200},
  biburl       = {https://dblp.org/rec/conf/vlsic/KalyanamMBA20.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/isqed/KalyanamSA17,
  author       = {Vijay Kiran Kalyanam and
                  Peter G. Sassone and
                  Jacob A. Abraham},
  title        = {Power prediction of embedded scalar and vector processor: Challenges
                  and solutions},
  booktitle    = {18th International Symposium on Quality Electronic Design, {ISQED}
                  2017, Santa Clara, CA, USA, March 14-15, 2017},
  pages        = {221--228},
  publisher    = {{IEEE}},
  year         = {2017},
  url          = {https://doi.org/10.1109/ISQED.2017.7918320},
  doi          = {10.1109/ISQED.2017.7918320},
  timestamp    = {Wed, 16 Oct 2019 14:14:55 +0200},
  biburl       = {https://dblp.org/rec/conf/isqed/KalyanamSA17.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/iccd/KalyanamSA15,
  author       = {Vijay Kiran Kalyanam and
                  Martin Saint{-}Laurent and
                  Jacob A. Abraham},
  title        = {Power-aware multi-voltage custom memory models for enhancing {RTL}
                  and low power verification},
  booktitle    = {33rd {IEEE} International Conference on Computer Design, {ICCD} 2015,
                  New York City, NY, USA, October 18-21, 2015},
  pages        = {24--31},
  publisher    = {{IEEE} Computer Society},
  year         = {2015},
  url          = {https://doi.org/10.1109/ICCD.2015.7357080},
  doi          = {10.1109/ICCD.2015.7357080},
  timestamp    = {Thu, 23 Mar 2023 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/conf/iccd/KalyanamSA15.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/glvlsi/TayadeKNOA07,
  author       = {Rajeshwary Tayade and
                  Vijay Kiran Kalyanam and
                  Sani R. Nassif and
                  Michael Orshansky and
                  Jacob A. Abraham},
  editor       = {Hai Zhou and
                  Enrico Macii and
                  Zhiyuan Yan and
                  Yehia Massoud},
  title        = {Estimating path delay distribution considering coupling noise},
  booktitle    = {Proceedings of the 17th {ACM} Great Lakes Symposium on {VLSI} 2007,
                  Stresa, Lago Maggiore, Italy, March 11-13, 2007},
  pages        = {61--66},
  publisher    = {{ACM}},
  year         = {2007},
  url          = {https://doi.org/10.1145/1228784.1228804},
  doi          = {10.1145/1228784.1228804},
  timestamp    = {Wed, 16 Aug 2023 21:16:32 +0200},
  biburl       = {https://dblp.org/rec/conf/glvlsi/TayadeKNOA07.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
a service of  Schloss Dagstuhl - Leibniz Center for Informatics