Google
Google Scholar
MS Academic
CiteSeerX
CORE
Semantic ScholarPeter M. Kelly
Refine list
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
showing all ?? records
2010 – today
- 2011
[j5]Valeriu Beiu, Basheer A. M. Madappuram, Peter M. Kelly, Liam McDaid:
On Two-Layer Brain-Inspired Hierarchical Topologies - A Rent's Rule Approach -. Trans. HiPEAC 4: 311-333 (2011)- [c20]Arfan Ghani, Liam McDaid, Ammar Belatreche, Peter M. Kelly, Steve Hall, Thomas Dowrick, Shou Huang, John Marsland, Andy W. Smith:
Evaluating the training dynamics of a CMOS based synapse. IJCNN 2011: 1162-1168
2000 – 2009
- 2009
- [j4]Peter M. Kelly, Paul D. Coddington, Andrew L. Wendelborn:
Lambda calculus as a workflow model. Concurrency and Computation: Practice and Experience 21(16): 1999-2017 (2009) - [c19]Valeriu Beiu, Basheer A. M. Madappuram, Peter M. Kelly, Liam McDaid:
On Two-Layer Hierarchical Networks How Does the Brain Do This? NanoNet 2009: 231-241 - [c18]Peter M. Kelly, Fergal Tuffy, Valeriu Beiu, Liam McDaid:
Reduced Interconnects in Neural Networks Using a Time Multiplexed Architecture Based on Quantum Devices. NanoNet 2009: 242-250 - 2008
- [j3]Yajie Chen, Steve Hall, Liam McDaid, Octavian Buiu, Peter M. Kelly:
A Solid-State Neuron for Spiking Neural Network Implementation. Engineering Letters 16(1): 83-89 (2008) - [c17]Peter M. Kelly, Paul D. Coddington, Andrew L. Wendelborn:
Lambda Calculus as a Workflow Model. GPC Workshops 2008: 15-22 - [c16]Peter M. Kelly, Liam McDaid, Fergal Tuffy, T. Martin McGinnity:
A time multiplexed architecture for neural networks using quantum devices. ICECS 2008: 514-517 - [c15]Yajie Chen, Liam McDaid, Steve Hall, Peter M. Kelly:
A programmable facilitating synapse device. IJCNN 2008: 1615-1620 - [c14]Basheer A. M. Madappuram, Valeriu Beiu, Peter M. Kelly, Liam McDaid:
On brain-inspired connectivity and hybrid network topologies. NANOARCH 2008: 54-61 - 2007
- [j2]Fergal Tuffy, L. J. McDaid, Vunfu Wong Kwan, John Alderman, T. Martin McGinnity, Jose A. Santos, Peter M. Kelly, Heather M. Sayers:
Inter-neuron communication strategies for spiking neural networks. Neurocomputing 71(1-3): 30-44 (2007) - [c13]Thomas Dowrick, Steve Hall, Liam McDaid, Octavian Buiu, Peter M. Kelly:
A Biologically Plausible Neuron Circuit. IJCNN 2007: 715-719 - [c12]Peter M. Kelly, Paul D. Coddington, Andrew L. Wendelborn:
A Distributed Virtual Machine for Parallel Graph Reduction. PDCAT 2007: 331-338 - [c11]Yajie Chen, Steve Hall, Liam McDaid, Octavian Buiu, Peter M. Kelly:
Analog Spiking Neuron with Charge-Coupled Synapses. World Congress on Engineering 2007: 440-444 - 2006
- [c10]Peter M. Kelly, Paul D. Coddington, Andrew L. Wendelborn:
A simplified approach to web service development. ACSW 2006: 79-88 - [c9]Peter M. Kelly, Paul D. Coddington, Andrew L. Wendelborn:
Compilation of XSLT into Dataflow Graphs for Web Service Composition. CCGRID 2006: 141-149 - [c8]Fergal Tuffy, Liam McDaid, T. Martin McGinnity, Jose Santos, Peter M. Kelly, Vunfu Wong Kwan, John Alderman:
A Time Multiplexing Architecture for Inter-neuron Communications. ICANN (1) 2006: 944-952 - [c7]Yajie Chen, Steve Hall, Liam McDaid, Octavian Buiu, Peter M. Kelly:
On the Design of a Low Power Compact Spiking Neuron Cell Based on Charge-Coupled Synapses. IJCNN 2006: 1511-1517 - [c6]Fergal Tuffy, Liam McDaid, Vunfu Wong Kwan, John Alderman, T. Martin McGinnity, Peter M. Kelly, Jose A. Santos:
Inter-Neuron Communications for Large-Scale Neural Networks using Capacitive Coupling. IJCNN 2006: 2779-2784 - [c5]Yajie Chen, Steve Hall, Liam McDaid, Octavian Buiu, Peter M. Kelly:
A Silicon Synapse Based on a Charge Transfer Device for Spiking Neural Network Application. ISNN (2) 2006: 1366-1373 - 2005
- [c4]Peter M. Kelly, T. Martin McGinnity, Liam P. Maguire:
Reducing Interconnection Resource Overhead in Nano-scale FPGAs through MVL Signal Systems. ASAP 2005: 282-287 - [c3]Peter M. Kelly, Paul D. Coddington, Andrew L. Wendelborn:
Distributed, Parallel Web Service Orchestration Using XSLT. e-Science 2005: 312-319 - [c2]Peter M. Kelly, T. Martin McGinnity, Liam P. Maguire, L. J. McDaid:
A Quaternary CLB Design Using Quantum Device Technology on Silicon for FPGA Neural Network Architectures. IWANN 2005: 564-571 - 2003
- [j1]Peter M. Kelly, T. Martin McGinnity, Liam P. Maguire:
Re-Programmable MVL Circuits and Architecture to Enable Evolvable MVL Hardware. Multiple-Valued Logic and Soft Computing 9(4): 319-342 (2003) - [c1]Peter M. Kelly, C. J. Thompson, T. Martin McGinnity, Liam P. Maguire:
A Binary Multiplier Using RTD Based Threshold Logic Gates. IWANN (2) 2003: 41-48
Coauthor Index
Liam McDaid
aka: L. J. McDaid
aka: L. J. McDaid
maintained by 
, founded at 
, founded at 
last updated on 2018-12-01 22:26 CET by the dblp team
data released under the ODC-BY 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
the dblp computer science bibliography is funded by:
