Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

Jian Luo 0004

> Home > Persons

Person information

affiliation: University of Electronic Science and Technology of China, The State Key Laboratory of Electronic Thin Films and Integrated Devices, Chengdu, China

Other persons with the same name

see FAQ

Refine list

refinements active!

zoomed in on ?? of ?? records

view refined list in

export refined list as

showing all ?? records

2020 – today

see FAQ

What is the meaning of the colors in the publication lists?

2020
[j5]
- view
  authority control:
- export record
  dblp key:
  - journals/tcas/LuoLLNWLY20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/LuoLLNWLY20
Jian Luo, Yang Liu, Jing Li, Ning Ning, Kejun Wu, Zhen Liu, Qi Yu:
A Low Voltage and Low Power 10-bit Non-Binary 2b/Cycle Time and Voltage Based SAR ADC. IEEE Trans. Circuits Syst. I Fundam. Theory Appl. 67-I(4): 1136-1148 (2020)

2010 – 2019

see FAQ

What is the meaning of the colors in the publication lists?

2019
[j4]
- view
  authority control:
- export record
  dblp key:
  - journals/jcsc/LuoLWNL19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jcsc/LuoLWNL19
Jian Luo, Jing Li, Shuangyi Wu, Ning Ning, Yang Liu:
A Bandwidth Mismatch Optimization Technique in Time-Interleaved Analog-to-Digital Converters. J. Circuits Syst. Comput. 28(6): 1950090:1-1950090:15 (2019)
[j3]
- view
  authority control:
- export record
  dblp key:
  - journals/jcsc/LiYLNY19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jcsc/LiYLNY19
Jing Li, Xin Ye, Jian Luo, Ning Ning, Qi Yu:
A Full-Band Timing Mismatch Calibration Technique in Time-Interleaved ADCs. J. Circuits Syst. Comput. 28(6): 1950092:1-1950092:14 (2019)
[c2]
- view
  authority control:
- export record
  dblp key:
  - conf/iscas/LuoLNWLLY19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/LuoLNWLLY19
Jian Luo, Jing Li, Ning Ning, Kejun Wu, Zhen Liu, Yang Liu, Qi Yu:
A Low Voltage 10-Bit Non-Binary 2B/Cycle Time and Voltage Based SAR ADC. ISCAS 2019: 1-5
2018
[j2]
- view
  - electronic edition via DOI (open access)
  - references & citations
  authority control:
- export record
  dblp key:
  - journals/access/LuoLNLY18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/access/LuoLNLY18
Jian Luo, Jing Li, Ning Ning, Yang Liu, Qi Yu:
The Effects of Comparator Dynamic Capacitor Mismatch in SAR ADC and Correction. IEEE Access 6: 7037-7043 (2018)
[j1]
- view
  authority control:
- export record
  dblp key:
  - journals/tvlsi/LuoLNLY18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/LuoLNLY18
Jian Luo, Jing Li, Ning Ning, Yang Liu, Qi Yu:
A 0.9-V 12-bit 100-MS/s 14.6-fJ/Conversion-Step SAR ADC in 40-nm CMOS. IEEE Trans. Very Large Scale Integr. Syst. 26(10): 1980-1988 (2018)
[c1]
- view
  authority control:
- export record
  dblp key:
  - conf/apccas/LiLDN18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/apccas/LiLDN18
Jing Li, Jian Luo, Yongfeng Ding, Ning Ning:
A Supply Noise Compensation Circuit for Clock Buffers to Reduce Timing Jitter. APCCAS 2018: 86-89

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.