Jyh-Woei Lin

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

◀ ▶ joint publications with Hsiang-Hui Chang

> Home > Persons > Jyh-Woei Lin

Publications

2003
[j3]
- view
  authority control:
- export record
  dblp key:
  - journals/jssc/ChangLL03
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/ChangLL03
Hsiang-Hui Chang, Jyh-Woei Lin, Shen-Iuan Liu:
A fast locking and low jitter delay-locked loop using DHDL. IEEE J. Solid State Circuits 38(2): 343-346 (2003)
2002
[j2]
- view
  authority control:
- export record
  dblp key:
  - journals/jssc/ChangLYL02
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/ChangLYL02
Hsiang-Hui Chang, Jyh-Woei Lin, Ching-Yuan Yang, Shen-Iuan Liu:
A wide-range delay-locked loop with a fixed latency of one clock cycle. IEEE J. Solid State Circuits 37(8): 1021-1027 (2002)
[c2]
- view
  authority control:
- export record
  dblp key:
  - conf/cicc/ChangLL02
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/cicc/ChangLL02
Hsiang-Hui Chang, Jyh-Woei Lin, Shen-Iuan Liu:
A 6 MHz-130 MHz DLL with a fixed latency of one clock cycle delay. CICC 2002: 49-52

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.