Yan-Ting Chen

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

◀ ▶ joint publications with Sheng-Tsung Lai

> Home > Persons > Yan-Ting Chen

Publications

2021
[j3]
- view
  authority control:
- export record
  dblp key:
  - journals/jssc/PengCLH21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/PengCLH21
Pen-Jui Peng, Yan-Ting Chen, Sheng-Tsung Lai, Hsiang-En Huang:
A 112-Gb/s PAM-4 Voltage-Mode Transmitter With Four-Tap Two-Step FFE and Automatic Phase Alignment Techniques in 40-nm CMOS. IEEE J. Solid State Circuits 56(7): 2123-2131 (2021)
2019
[c8]
- view
  authority control:
- export record
  dblp key:
  - conf/isscc/PengCLCHS19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/PengCLCHS19
Pen-Jui Peng, Yan-Ting Chen, Sheng-Tsung Lai, Chao-Hsuan Chen, Hsiang-En Huang, Ted Shih:
A 112Gb/s PAM-4 Voltage-Mode Transmitter with 4-Tap Two-Step FFE and Automatic Phase Alignment Techniques in 40nm CMOS. ISSCC 2019: 124-126
2018
[c7]
- view
  authority control:
- export record
  dblp key:
  - conf/esscirc/PengCCLHLY18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/esscirc/PengCCLHLY18
Pen-Jui Peng, Yan-Ting Chen, Chao-Hsuan Chen, Sheng-Tsung Lai, Hsiang-En Huang, Ho-Hsuan Lu, Tsai-Chin Yu:
A 50-Gb/s Quarter-Rate Voltage-Mode Transmitter with Three-Tap FFE in 40-nm CMOS. ESSCIRC 2018: 174-177

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.