Cheng-Chi Wong

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

◀ ▶ joint publications with Chen-Yang Lin

> Home > Persons > Cheng-Chi Wong

Publications

2015
[j5]
- view
  authority control:
- export record
  dblp key:
  - journals/tcas/LinWC15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/LinWC15
Chen-Yang Lin, Cheng-Chi Wong, Hsie-Chia Chang:
An Area Efficient Radix-4 Reciprocal Dual Trellis Architecture for a High-Code-Rate Turbo Decoder. IEEE Trans. Circuits Syst. II Express Briefs 62-II(1): 65-69 (2015)
2013
[j4]
- view
  authority control:
- export record
  dblp key:
  - journals/jssc/LinWC13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/LinWC13
Chen-Yang Lin, Cheng-Chi Wong, Hsie-Chia Chang:
A 40 nm 535 Mbps Multiple Code-Rate Turbo Decoder Chip Using Reciprocal Dual Trellis. IEEE J. Solid State Circuits 48(11): 2662-2670 (2013)
2010
[c2]
- view
  authority control:
- export record
  dblp key:
  - conf/iscas/LinWC10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/LinWC10
Chen-Yang Lin, Cheng-Chi Wong, Hsie-Chia Chang:
A multiple code-rate turbo decoder based on reciprocal dual trellis architecture. ISCAS 2010: 1496-1499

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.