Alexander V. Rylyakov

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

◀ ▶ joint publications with Ramesh Harjani

> Home > Persons > Alexander V. Rylyakov

Publications

2013
[j16]
- view
  authority control:
- export record
  dblp key:
  - journals/jssc/SadhuFNYPRVPBRLPHTF13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/SadhuFNYPRVPBRLPHTF13
Bodhisatwa Sadhu, Mark A. Ferriss, Arun Natarajan, Soner Yaldiz, Jean-Olivier Plouchart, Alexander V. Rylyakov, Alberto Valdes-Garcia, Benjamin D. Parker, Aydin Babakhani, Scott K. Reynolds, Xin Li, Lawrence T. Pileggi, Ramesh Harjani, José A. Tierno, Daniel J. Friedman:
A linearized, low-phase-noise VCO-based 25-GHz PLL with autonomic biasing. IEEE J. Solid State Circuits 48(5): 1138-1150 (2013)
[j15]
- view
  authority control:
- export record
  dblp key:
  - journals/tcas/PlouchartFNVSRPBBYPHRTF13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/PlouchartFNVSRPBBYPHRTF13
Jean-Olivier Plouchart, Mark A. Ferriss, A. S. Natarajan, Alberto Valdes-Garcia, Bodhisatwa Sadhu, Alexander V. Rylyakov, Benjamin D. Parker, Michael P. Beakes, Aydin Babakhani, Soner Yaldiz, Larry T. Pileggi, Ramesh Harjani, Scott K. Reynolds, José A. Tierno, Daniel J. Friedman:
A 23.5 GHz PLL With an Adaptively Biased VCO in 32 nm SOI-CMOS. IEEE Trans. Circuits Syst. I Regul. Pap. 60-I(8): 2009-2017 (2013)
2012
[c14]
- view
  authority control:
- export record
  dblp key:
  - conf/cicc/PlouchartFNVSRPBBYPHRTF12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/cicc/PlouchartFNVSRPBBYPHRTF12
Jean-Olivier Plouchart, Mark A. Ferriss, Arun Natarajan, Alberto Valdes-Garcia, Bodhisatwa Sadhu, Alexander V. Rylyakov, Benjamin D. Parker, Michael P. Beakes, Aydin Babakhani, Soner Yaldiz, Lawrence T. Pileggi, Ramesh Harjani, Scott K. Reynolds, José A. Tierno, Daniel J. Friedman:
A 23.5GHz PLL with an adaptively biased VCO in 32nm SOI-CMOS. CICC 2012: 1-4

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.