Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

Ray C. C. Cheung

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

◀ ▶ joint publications with M. Balakrishnan

> Home > Persons > Ray C. C. Cheung

Publications

2015
[j37]
- view
  authority control:
- export record
  dblp key:
  - journals/tcas/JaiswalVSBPC15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/JaiswalVSBPC15
Manish Kumar Jaiswal, B. Sharat Chandra Varma, Hayden Kwok-Hay So, M. Balakrishnan, Kolin Paul, Ray C. C. Cheung:
Configurable Architectures for Multi-Mode Floating Point Adders. IEEE Trans. Circuits Syst. I Regul. Pap. 62-I(8): 2079-2090 (2015)
2014
[j31]
- view
  authority control:
- export record
  dblp key:
  - journals/cssp/JaiswalCBP14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/cssp/JaiswalCBP14
Manish Kumar Jaiswal, Ray C. C. Cheung, M. Balakrishnan, Kolin Paul:
Series Expansion based Efficient Architectures for Double Precision Floating Point Division. Circuits Syst. Signal Process. 33(11): 3499-3526 (2014)
[j26]
- view
  authority control:
- export record
  dblp key:
  - journals/tcas/JaiswalCBP14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/JaiswalCBP14
Manish Kumar Jaiswal, Ray C. C. Cheung, M. Balakrishnan, Kolin Paul:
Unified Architecture for Double/Two-Parallel Single Precision Floating Point Adder. IEEE Trans. Circuits Syst. II Express Briefs 61-II(7): 521-525 (2014)
[c44]
- view
  authority control:
- export record
  dblp key:
  - conf/isvlsi/JaiswalCBP14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isvlsi/JaiswalCBP14
Manish Kumar Jaiswal, Ray C. C. Cheung, M. Balakrishnan, Kolin Paul:
Configurable Architecture for Double/Two-Parallel Single Precision Floating Point Division. ISVLSI 2014: 332-337

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.