Shih-Lien Lu

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

◀ ▶ joint publications with Paolo A. Aseron

> Home > Persons > Shih-Lien Lu

Publications

2011
[j20]
- view
  authority control:
- export record
  dblp key:
  - journals/esticas/RaychowdhuryTBLAKGTWKD11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/esticas/RaychowdhuryTBLAKGTWKD11
Arijit Raychowdhury, Jim Tschanz, Keith A. Bowman, Shih-Lien Lu, Paolo A. Aseron, Muhammad M. Khellah, Bibiche M. Geuskens, Carlos Tokunaga, Chris Wilkerson, Tanay Karnik, Vivek De:
Error Detection and Correction in Microprocessor Core and Memory Due to Fast Dynamic Voltage Droops. IEEE J. Emerg. Sel. Topics Circuits Syst. 1(3): 208-217 (2011)
[j19]
- view
  authority control:
- export record
  dblp key:
  - journals/jssc/BowmanTLAKRGTWKD11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/BowmanTLAKRGTWKD11
Keith A. Bowman, James W. Tschanz, Shih-Lien Lu, Paolo A. Aseron, Muhammad M. Khellah, Arijit Raychowdhury, Bibiche M. Geuskens, Carlos Tokunaga, Chris Wilkerson, Tanay Karnik, Vivek K. De:
A 45 nm Resilient Microprocessor Core for Dynamic Variation Tolerance. IEEE J. Solid State Circuits 46(1): 194-208 (2011)
[j15]
- view
  authority control:
- export record
  dblp key:
  - journals/tcas/BowmanTTRKGLAKD11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/BowmanTTRKGLAKD11
Keith A. Bowman, Carlos Tokunaga, James W. Tschanz, Arijit Raychowdhury, Muhammad M. Khellah, Bibiche M. Geuskens, Shih-Lien Lu, Paolo A. Aseron, Tanay Karnik, Vivek K. De:
All-Digital Circuit-Level Dynamic Variation Monitor for Silicon Debug and Adaptive Clock Control. IEEE Trans. Circuits Syst. I Regul. Pap. 58-I(9): 2017-2025 (2011)
2010
[c34]
- view
  authority control:
- export record
  dblp key:
  - conf/cicc/BowmanTTRKGLAKD10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/cicc/BowmanTTRKGLAKD10
Keith A. Bowman, Carlos Tokunaga, James W. Tschanz, Arijit Raychowdhury, Muhammad M. Khellah, Bibiche M. Geuskens, Shih-Lien Lu, Paolo A. Aseron, Tanay Karnik, Vivek De:
Dynamic variation monitor for measuring the impact of voltage droops on microprocessor clock frequency. CICC 2010: 1-4
[c30]
- view
  authority control:
- export record
  dblp key:
  - conf/islped/BowmanTLAKRGTWKD10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/islped/BowmanTLAKRGTWKD10
Keith A. Bowman, James W. Tschanz, Shih-Lien Lu, Paolo A. Aseron, Muhammad M. Khellah, Arijit Raychowdhury, Bibiche M. Geuskens, Carlos Tokunaga, Chris Wilkerson, Tanay Karnik, Vivek De:
Resilient microprocessor design for high performance & energy efficiency. ISLPED 2010: 355-356
[c29]
- view
  authority control:
- export record
  dblp key:
  - conf/isscc/TschanzBLAKRGTWKD10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/TschanzBLAKRGTWKD10
James W. Tschanz, Keith A. Bowman, Shih-Lien Lu, Paolo A. Aseron, Muhammad M. Khellah, Arijit Raychowdhury, Bibiche M. Geuskens, Carlos Tokunaga, Chris Wilkerson, Tanay Karnik, Vivek De:
A 45nm resilient and adaptive microprocessor core for dynamic variation tolerance. ISSCC 2010: 282-283
2009
[j13]
- view
  authority control:
- export record
  dblp key:
  - journals/jssc/SomasekharYALKH09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/SomasekharYALKH09
Dinesh Somasekhar, Yibin Ye, Paolo A. Aseron, Shih-Lien Lu, Muhammad M. Khellah, Jason Howard, Gregory Ruhl, Tanay Karnik, Shekhar Borkar, Vivek K. De, Ali Keshavarzi:
2 GHz 2 Mb 2T Gain Cell Memory Macro With 128 GBytes/sec Bandwidth in a 65 nm Logic Process Technology. IEEE J. Solid State Circuits 44(1): 174-185 (2009)
2008
[c20]
- view
  authority control:
- export record
  dblp key:
  - conf/isscc/SomasekharYALKHRKBDK08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/SomasekharYALKHRKBDK08
Dinesh Somasekhar, Yibin Ye, Paolo A. Aseron, Shih-Lien Lu, Muhammad M. Khellah, Jason Howard, Gregory Ruhl, Tanay Karnik, Shekhar Y. Borkar, Vivek De, Ali Keshavarzi:
2GHz 2Mb 2T Gain-Cell Memory Macro with 128GB/s Bandwidth in a 65nm Logic Process. ISSCC 2008: 274-275

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.