![](https://dblp.dagstuhl.de/img/logo.ua.320x120.png)
![](https://dblp.dagstuhl.de/img/dropdown.dark.16x16.png)
![](https://dblp.dagstuhl.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp.dagstuhl.de/img/search.dark.16x16.png)
![search dblp](https://dblp.dagstuhl.de/img/search.dark.16x16.png)
default search action
Biman Chattopadhyay
Person information
Refine list
![note](https://dblp.dagstuhl.de/img/note-mark.dark.12x12.png)
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
2010 – 2019
- 2018
- [c8]Biman Chattopadhyay, Sharath N. Bhat, Gopalkrishna Nayak, Ravi Mehta:
A 12.5Gbps Transmitter for Multi-standard SERDES in 40nm Low Leakage CMOS Process. VLSID 2018: 13-18 - 2016
- [c7]Jayesh Wadekar, Biman Chattopadhyay, Ravi Mehta, Gopalkrishna Nayak:
A 0.5-4GHz Programmable-Bandwidth Fractional-N PLL for Multi-protocol SERDES in 28nm CMOS. VLSID 2016: 236-239 - 2013
- [j1]Krishnaswamy Nagaraj, Anant S. Kamath, Karthik Subburaj, Biman Chattopadhyay, Gopalkrishna Nayak, Satyasai Evani, Neeraj P. Nayak, Indu Prathapan, Frank Zhang, Baher Haroun:
Architectures and Circuit Techniques for Multi-Purpose Digital Phase Lock Loops. IEEE Trans. Circuits Syst. I Regul. Pap. 60-I(3): 517-528 (2013) - 2012
- [c6]Ravi Mehta, Sumantra Seth, Siddharth Shashidharan, Biman Chattopadhyay, Sujoy Chakravarty:
A programmable, multi-GHz, wide-range duty cycle correction circuit in 45nm CMOS process. ESSCIRC 2012: 257-260 - [c5]Anant S. Kamath, Biman Chattopadhyay:
A wide output range, mismatch tolerant Sigma Delta DAC for digital PLL in 90nm CMOS. ISCAS 2012: 69-72 - 2011
- [c4]Biman Chattopadhyay, Anant S. Kamath, Satyasai Evani, Karthik Subburaj:
A 2GHz Digital PLL, with temperature lock range of -40°C to 125°C, in 45nm CMOS. CICC 2011: 1-4 - [c3]Biman Chattopadhyay, Anant S. Kamath, Gopalkrishna Nayak:
A 1.8GHz Digital PLL in 65nm CMOS. VLSI Design 2011: 47-51 - 2010
- [c2]Anant S. Kamath, Biman Chattopadhyay:
A 13MHz input, 480MHz output Fractional Phase Lock Loop with 1MHz bandwidth. ISCAS 2010: 501-504
2000 – 2009
- 2009
- [c1]Anant S. Kamath, Biman Chattopadhyay, Gopalkrishna Nayak:
A 65nm CMOS, ring-oscillator based, high accuracy Digital Phase Lock Loop for USB2.0. CICC 2009: 547-550
Coauthor Index
![](https://dblp.dagstuhl.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from ,
, and
to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from and
to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
OpenAlex data
Load additional information about publications from .
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
last updated on 2024-04-25 05:53 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint