BibTeX records: Ryan Tseng

download as .bib file

@inproceedings{DBLP:conf/cicc/KuoHDYLTHWH14,
  author    = {Ming{-}Zhang Kuo and
               Henry Hsieh and
               Sang H. Dhong and
               Ping{-}Lin Yang and
               Cheng{-}Chung Lin and
               Ryan Tseng and
               Kevin Huang and
               Min{-}Jer Wang and
               Wei Hwang},
  title     = {A 16kB tile-able {SRAM} macro prototype for an operating window of
               4.8GHz at 1.12V {VDD} to 10 MHz at 0.5V in a 28-nm {HKMG} {CMOS}},
  booktitle = {Proceedings of the {IEEE} 2014 Custom Integrated Circuits Conference,
               {CICC} 2014, San Jose, CA, USA, September 15-17, 2014},
  pages     = {1--4},
  publisher = {{IEEE}},
  year      = {2014},
  url       = {https://doi.org/10.1109/CICC.2014.6946030},
  doi       = {10.1109/CICC.2014.6946030},
  timestamp = {Wed, 13 Jan 2021 00:00:00 +0100},
  biburl    = {https://dblp.org/rec/conf/cicc/KuoHDYLTHWH14.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/tie/LowCTL09,
  author    = {Zhen Ning Low and
               Raul Andres Chinga and
               Ryan Tseng and
               Jenshan Lin},
  title     = {Design and Test of a High-Power High-Efficiency Loosely Coupled Planar
               Wireless Power Transfer System},
  journal   = {{IEEE} Trans. Ind. Electron.},
  volume    = {56},
  number    = {5},
  pages     = {1801--1812},
  year      = {2009},
  url       = {https://doi.org/10.1109/TIE.2008.2010110},
  doi       = {10.1109/TIE.2008.2010110},
  timestamp = {Fri, 22 May 2020 01:00:00 +0200},
  biburl    = {https://dblp.org/rec/journals/tie/LowCTL09.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}
a service of  Schloss Dagstuhl - Leibniz Center for Informatics